aboutsummaryrefslogtreecommitdiffstats
path: root/demos/STM8L-STM8L152-DISCOVERY-STVD/cosmic
diff options
context:
space:
mode:
authorgdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4>2010-11-17 14:10:19 +0000
committergdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4>2010-11-17 14:10:19 +0000
commit4bdb862f3cde0aeac8a4c8af2c0a540f7f4cd991 (patch)
tree668c22242bd2a70be487ef99db25ae0009d2d072 /demos/STM8L-STM8L152-DISCOVERY-STVD/cosmic
parent920127b69c53840340f1821ca2cb6e064a9354c7 (diff)
downloadChibiOS-4bdb862f3cde0aeac8a4c8af2c0a540f7f4cd991.tar.gz
ChibiOS-4bdb862f3cde0aeac8a4c8af2c0a540f7f4cd991.tar.bz2
ChibiOS-4bdb862f3cde0aeac8a4c8af2c0a540f7f4cd991.zip
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@2384 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'demos/STM8L-STM8L152-DISCOVERY-STVD/cosmic')
-rw-r--r--demos/STM8L-STM8L152-DISCOVERY-STVD/cosmic/vectors.c132
1 files changed, 66 insertions, 66 deletions
diff --git a/demos/STM8L-STM8L152-DISCOVERY-STVD/cosmic/vectors.c b/demos/STM8L-STM8L152-DISCOVERY-STVD/cosmic/vectors.c
index ea2f03c9a..bd7ed41b5 100644
--- a/demos/STM8L-STM8L152-DISCOVERY-STVD/cosmic/vectors.c
+++ b/demos/STM8L-STM8L152-DISCOVERY-STVD/cosmic/vectors.c
@@ -70,8 +70,8 @@ void _stext(void);
* @brief Exception vector type.
*/
typedef struct {
- uint8_t ev_instruction;
- interrupt_handler_t ev_handler;
+ uint8_t ev_instruction;
+ interrupt_handler_t ev_handler;
} exception_vector_t;
/**
@@ -81,7 +81,7 @@ typedef struct {
*/
@far @interrupt void _unhandled_exception (void)
{
- while (TRUE)
+ while (TRUE)
;
}
@@ -89,191 +89,191 @@ typedef struct {
* @brief Exceptions table.
*/
exception_vector_t const _vectab[] = {
- {0x82, (interrupt_handler_t)_stext}, /* reset */
+ {0x82, (interrupt_handler_t)_stext}, /* reset */
#if defined(_TRAP_ISR)
- {0x82, vector_trap},
+ {0x82, vector_trap},
#else
- {0x82, _unhandled_exception}, /* trap */
+ {0x82, _unhandled_exception}, /* trap */
#endif
#if defined(_TLI_ISR)
- {0x82, vector0},
+ {0x82, vector0},
#else
- {0x82, _unhandled_exception}, /* vector0 */
+ {0x82, _unhandled_exception}, /* vector0 */
#endif
#if defined(_FLASH_ISR)
- {0x82, vector1},
+ {0x82, vector1},
#else
- {0x82, _unhandled_exception}, /* vector1 */
+ {0x82, _unhandled_exception}, /* vector1 */
#endif
#if defined(_DMA10_ISR) || defined(_DMA11_ISR)
- {0x82, vector2},
+ {0x82, vector2},
#else
- {0x82, _unhandled_exception}, /* vector2 */
+ {0x82, _unhandled_exception}, /* vector2 */
#endif
#if defined(_DMA12_ISR) || defined(_DMA13_ISR)
- {0x82, vector3},
+ {0x82, vector3},
#else
- {0x82, _unhandled_exception}, /* vector3 */
+ {0x82, _unhandled_exception}, /* vector3 */
#endif
#if defined(_RTC_ISR) || defined(_LSE_CSS_ISR)
- {0x82, vector4},
+ {0x82, vector4},
#else
- {0x82, _unhandled_exception}, /* vector4 */
+ {0x82, _unhandled_exception}, /* vector4 */
#endif
#if defined(_EXTIE_ISR) || defined(_EXTIF_ISR) || defined(_PVD_ISR)
- {0x82, vector5},
+ {0x82, vector5},
#else
- {0x82, _unhandled_exception}, /* vector5 */
+ {0x82, _unhandled_exception}, /* vector5 */
#endif
#if defined(_EXTIB_ISR) || defined(_EXTIG_ISR)
- {0x82, vector6},
+ {0x82, vector6},
#else
- {0x82, _unhandled_exception}, /* vector6 */
+ {0x82, _unhandled_exception}, /* vector6 */
#endif
#if defined(_EXTID_ISR) || defined(_EXTIH_ISR)
- {0x82, vector7},
+ {0x82, vector7},
#else
- {0x82, _unhandled_exception}, /* vector7 */
+ {0x82, _unhandled_exception}, /* vector7 */
#endif
#if defined(_EXTI0_ISR)
- {0x82, vector8},
+ {0x82, vector8},
#else
- {0x82, _unhandled_exception}, /* vector8 */
+ {0x82, _unhandled_exception}, /* vector8 */
#endif
#if defined(_EXTI1_ISR)
- {0x82, vector9},
+ {0x82, vector9},
#else
- {0x82, _unhandled_exception}, /* vector9 */
+ {0x82, _unhandled_exception}, /* vector9 */
#endif
#if defined(_EXTI2_ISR)
- {0x82, vector10},
+ {0x82, vector10},
#else
- {0x82, _unhandled_exception}, /* vector10 */
+ {0x82, _unhandled_exception}, /* vector10 */
#endif
#if defined(_EXTI3_ISR)
- {0x82, vector11},
+ {0x82, vector11},
#else
- {0x82, _unhandled_exception}, /* vector11 */
+ {0x82, _unhandled_exception}, /* vector11 */
#endif
#if defined(_EXTI4_ISR)
- {0x82, vector12},
+ {0x82, vector12},
#else
- {0x82, _unhandled_exception}, /* vector12 */
+ {0x82, _unhandled_exception}, /* vector12 */
#endif
#if defined(_EXTI5_ISR)
- {0x82, vector13},
+ {0x82, vector13},
#else
- {0x82, _unhandled_exception}, /* vector13 */
+ {0x82, _unhandled_exception}, /* vector13 */
#endif
#if defined(_EXTI6_ISR)
- {0x82, vector14},
+ {0x82, vector14},
#else
- {0x82, _unhandled_exception}, /* vector14 */
+ {0x82, _unhandled_exception}, /* vector14 */
#endif
#if defined(_EXTI7_ISR)
- {0x82, vector15},
+ {0x82, vector15},
#else
- {0x82, _unhandled_exception}, /* vector15 */
+ {0x82, _unhandled_exception}, /* vector15 */
#endif
#if defined(_LCD_ISR) || defined(_AES_ISR)
- {0x82, vector16},
+ {0x82, vector16},
#else
- {0x82, _unhandled_exception}, /* vector16 */
+ {0x82, _unhandled_exception}, /* vector16 */
#endif
#if defined(_CLK_ISR) || defined(_TIM1_BREAK_ISR) || defined(_DAC_ISR)
- {0x82, vector17},
+ {0x82, vector17},
#else
- {0x82, _unhandled_exception}, /* vector17 */
+ {0x82, _unhandled_exception}, /* vector17 */
#endif
#if defined(_COMP1_ISR) || defined(_COMP2_ISR) || defined(_ADC1_ISR)
- {0x82, vector18},
+ {0x82, vector18},
#else
- {0x82, _unhandled_exception}, /* vector18 */
+ {0x82, _unhandled_exception}, /* vector18 */
#endif
#if defined(_TIM2_UPDATE_ISR) || defined(_USART2_TRANSMIT_ISR)
- {0x82, vector19},
+ {0x82, vector19},
#else
- {0x82, _unhandled_exception}, /* vector19 */
+ {0x82, _unhandled_exception}, /* vector19 */
#endif
#if defined(_TIM2_COMPARE_ISR) || defined(_USART2_RECEIVE_ISR)
- {0x82, vector20},
+ {0x82, vector20},
#else
- {0x82, _unhandled_exception}, /* vector20 */
+ {0x82, _unhandled_exception}, /* vector20 */
#endif
#if defined(_TIM3_UPDATE_ISR) || defined(_USART3_TRANSMIT_ISR)
- {0x82, vector21},
+ {0x82, vector21},
#else
- {0x82, _unhandled_exception}, /* vector21 */
+ {0x82, _unhandled_exception}, /* vector21 */
#endif
#if defined(_TIM3_COMPARE_ISR) || defined(_USART3_RECEIVE_ISR)
- {0x82, vector22},
+ {0x82, vector22},
#else
- {0x82, _unhandled_exception}, /* vector22 */
+ {0x82, _unhandled_exception}, /* vector22 */
#endif
#if defined(_TIM1_UPDATE_ISR)
- {0x82, vector23},
+ {0x82, vector23},
#else
- {0x82, _unhandled_exception}, /* vector23 */
+ {0x82, _unhandled_exception}, /* vector23 */
#endif
#if defined(_TIM1_COMPARE_ISR)
- {0x82, vector24},
+ {0x82, vector24},
#else
- {0x82, _unhandled_exception}, /* vector24 */
+ {0x82, _unhandled_exception}, /* vector24 */
#endif
#if defined(_TIM4_UPDATE_ISR)
- {0x82, vector25},
+ {0x82, vector25},
#else
- {0x82, _unhandled_exception}, /* vector25 */
+ {0x82, _unhandled_exception}, /* vector25 */
#endif
#if defined(_SPI1_ISR)
- {0x82, vector26},
+ {0x82, vector26},
#else
- {0x82, _unhandled_exception}, /* vector26 */
+ {0x82, _unhandled_exception}, /* vector26 */
#endif
#if defined(_TIM5_UPDATE_ISR) || defined(_USART1_TRANSMIT_ISR)
- {0x82, vector27},
+ {0x82, vector27},
#else
- {0x82, _unhandled_exception}, /* vector27 */
+ {0x82, _unhandled_exception}, /* vector27 */
#endif
#if defined(_TIM5_COMPARE_ISR) || defined(_USART1_RECEIVE_ISR)
- {0x82, vector28},
+ {0x82, vector28},
#else
- {0x82, _unhandled_exception}, /* vector28 */
+ {0x82, _unhandled_exception}, /* vector28 */
#endif
#if defined(_SPI2_ISR) || defined(_I2C1_ISR)
- {0x82, vector29},
+ {0x82, vector29},
#else
- {0x82, _unhandled_exception}, /* vector29 */
+ {0x82, _unhandled_exception}, /* vector29 */
#endif
};