aboutsummaryrefslogtreecommitdiffstats
path: root/demos/STM32/RT-STM32H743I-NUCLEO144
diff options
context:
space:
mode:
authorGiovanni Di Sirio <gdisirio@gmail.com>2017-12-23 11:23:51 +0000
committerGiovanni Di Sirio <gdisirio@gmail.com>2017-12-23 11:23:51 +0000
commitfb5050c71aaef450b0a82a6e7fbd8d569621fa6d (patch)
treefed9c25e32023e5c0d4594fc97e3a3fc8a5ab1c2 /demos/STM32/RT-STM32H743I-NUCLEO144
parent03a27a2096a811b0b8f868a2552e60883d5930b1 (diff)
downloadChibiOS-fb5050c71aaef450b0a82a6e7fbd8d569621fa6d.tar.gz
ChibiOS-fb5050c71aaef450b0a82a6e7fbd8d569621fa6d.tar.bz2
ChibiOS-fb5050c71aaef450b0a82a6e7fbd8d569621fa6d.zip
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@11173 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'demos/STM32/RT-STM32H743I-NUCLEO144')
-rwxr-xr-xdemos/STM32/RT-STM32H743I-NUCLEO144/.project2
-rw-r--r--demos/STM32/RT-STM32H743I-NUCLEO144/mcuconf.h4
2 files changed, 3 insertions, 3 deletions
diff --git a/demos/STM32/RT-STM32H743I-NUCLEO144/.project b/demos/STM32/RT-STM32H743I-NUCLEO144/.project
index 3f4c4d21a..7769be5d6 100755
--- a/demos/STM32/RT-STM32H743I-NUCLEO144/.project
+++ b/demos/STM32/RT-STM32H743I-NUCLEO144/.project
@@ -79,7 +79,7 @@
<link>
<name>board</name>
<type>2</type>
- <locationURI>CHIBIOS/os/hal/boards/ST_STM32F746G_DISCOVERY</locationURI>
+ <locationURI>CHIBIOS/os/hal/boards/ST_NUCLEO144_H743ZI</locationURI>
</link>
<link>
<name>os</name>
diff --git a/demos/STM32/RT-STM32H743I-NUCLEO144/mcuconf.h b/demos/STM32/RT-STM32H743I-NUCLEO144/mcuconf.h
index 51f1c29ba..a8e697763 100644
--- a/demos/STM32/RT-STM32H743I-NUCLEO144/mcuconf.h
+++ b/demos/STM32/RT-STM32H743I-NUCLEO144/mcuconf.h
@@ -62,7 +62,7 @@
#define STM32_LSE_ENABLED TRUE
#define STM32_HSIDIV STM32_HSIDIV_DIV1
#define STM32_RTCPRE_VALUE 8
-#define STM32_PLLSRC STM32_PLLSRC_HSE
+#define STM32_PLLSRC STM32_PLLSRC_HSE_CK
#define STM32_PLL1_ENABLED TRUE
#define STM32_PLL1_DIVM_VALUE 4
#define STM32_PLL1_DIVN_VALUE 400
@@ -84,7 +84,7 @@
#define STM32_PLL3_DIVP_VALUE 2
#define STM32_PLL3_DIVQ_VALUE 8
#define STM32_PLL3_DIVR_VALUE 8
-#define STM32_CKPERSEL STM32_CKPERSEL_HSE_CLK
+#define STM32_CKPERSEL STM32_CKPERSEL_HSE_CK
#define STM32_MCO1SEL STM32_MCO1SEL_HSI_CK
#define STM32_MCO1PRE 4
#define STM32_MCO2SEL STM32_MCO2SEL_SYS_CK