diff options
| author | gdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4> | 2012-06-17 14:23:28 +0000 |
|---|---|---|
| committer | gdisirio <gdisirio@35acf78f-673a-0410-8e92-d51de3d6d3f4> | 2012-06-17 14:23:28 +0000 |
| commit | 3dc92a000653fae4cf16a39f4d848f076620ad0b (patch) | |
| tree | a9da579c9965e06c80e0873e5b506a5f7d59c4e5 /boards/OLIMEX_STM32_E407 | |
| parent | 5715f45808847774208008fd2d04fb8d67665b8d (diff) | |
| download | ChibiOS-3dc92a000653fae4cf16a39f4d848f076620ad0b.tar.gz ChibiOS-3dc92a000653fae4cf16a39f4d848f076620ad0b.tar.bz2 ChibiOS-3dc92a000653fae4cf16a39f4d848f076620ad0b.zip | |
Demo for STM32-E407 (not complete).
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@4288 35acf78f-673a-0410-8e92-d51de3d6d3f4
Diffstat (limited to 'boards/OLIMEX_STM32_E407')
| -rw-r--r-- | boards/OLIMEX_STM32_E407/board.h | 10 |
1 files changed, 4 insertions, 6 deletions
diff --git a/boards/OLIMEX_STM32_E407/board.h b/boards/OLIMEX_STM32_E407/board.h index 6a89d9d79..692965adb 100644 --- a/boards/OLIMEX_STM32_E407/board.h +++ b/boards/OLIMEX_STM32_E407/board.h @@ -174,13 +174,12 @@ PIN_PUDR_PULLUP(5) | \
PIN_PUDR_PULLUP(6) | \
PIN_PUDR_PULLDOWN(GPIOA_OTG_FS_VBUS) | \
- PIN_PUDR_PULLDOWN(GPIOA_SWCLK))
+ PIN_PUDR_PULLDOWN(GPIOA_JTAG_TCK))
#define VAL_GPIOA_ODR 0xFFFFFFFF
#define VAL_GPIOA_AFRL (PIN_AFIO_AF(GPIOA_ETH_RMII_REF_CLK, 11) | \
PIN_AFIO_AF(GPIOA_ETH_RMII_MDIO, 11) | \
PIN_AFIO_AF(GPIOA_ETH_RMII_CRS_DV, 11))
-#define VAL_GPIOA_AFRH (PIN_AFIO_AF(GPIOA_MCO1, 0) | \
- PIN_AFIO_AF(GPIOA_OTG_FS_ID, 10) | \
+#define VAL_GPIOA_AFRH (PIN_AFIO_AF(GPIOA_OTG_FS_ID, 10) | \
PIN_AFIO_AF(GPIOA_OTG_FS_DM, 10) | \
PIN_AFIO_AF(GPIOA_OTG_FS_DP, 10) | \
PIN_AFIO_AF(GPIOA_JTAG_TMS, 0) | \
@@ -240,7 +239,6 @@ /*
* Port C setup.
* All input with pull-up except:
- * PC0 - GPIOC_P0 (input pull-up).
* PC1 - GPIOC_ETH_RMII_MDC (alternate 11).
* PC2 - GPIOC_SPI2_MISO (alternate 5).
* PC3 - GPIOC_SPI2_MOSI (alternate 5).
@@ -257,7 +255,7 @@ * PC14 - GPIOC_OSC32_IN (input floating).
* PC15 - GPIOC_OSC32_OUT (input floating).
*/
-#define VAL_GPIOC_MODER (PIN_MODE_INPUT(GPIOC_P0) | \
+#define VAL_GPIOC_MODER (PIN_MODE_INPUT(0) | \
PIN_MODE_ALTERNATE(GPIOC_ETH_RMII_MDC) | \
PIN_MODE_ALTERNATE(GPIOC_SPI2_MISO) | \
PIN_MODE_ALTERNATE(GPIOC_SPI2_MOSI) | \
@@ -275,7 +273,7 @@ PIN_MODE_INPUT(GPIOC_OSC32_OUT))
#define VAL_GPIOC_OTYPER 0x00000000
#define VAL_GPIOC_OSPEEDR 0xFFFFFFFF
-#define VAL_GPIOC_PUPDR (PIN_PUDR_PULLUP(GPIOC_P0))
+#define VAL_GPIOC_PUPDR (PIN_PUDR_PULLUP(0))
#define VAL_GPIOC_ODR 0xFFFFFFFF
#define VAL_GPIOC_AFRL (PIN_AFIO_AF(GPIOC_ETH_RMII_MDC, 11) | \
PIN_AFIO_AF(GPIOC_SPI2_MISO, 5) | \
|