diff options
| author | Rocco Marco Guglielmi <roccomarco.guglielmi@live.com> | 2016-10-03 13:06:23 +0000 |
|---|---|---|
| committer | Rocco Marco Guglielmi <roccomarco.guglielmi@live.com> | 2016-10-03 13:06:23 +0000 |
| commit | 768c67e54b9a5b1977ad0cdcf5cf97ba467708aa (patch) | |
| tree | 0f9d0dd842c5dd6d3c3bb04a3267dcd06325c76e | |
| parent | 33b2f10d1f47d5e2b8bd574182c77a019f386617 (diff) | |
| download | ChibiOS-768c67e54b9a5b1977ad0cdcf5cf97ba467708aa.tar.gz ChibiOS-768c67e54b9a5b1977ad0cdcf5cf97ba467708aa.tar.bz2 ChibiOS-768c67e54b9a5b1977ad0cdcf5cf97ba467708aa.zip | |
Fixed Bug #782.
git-svn-id: svn://svn.code.sf.net/p/chibios/svn/trunk@9845 35acf78f-673a-0410-8e92-d51de3d6d3f4
| -rw-r--r-- | os/hal/ports/STM32/STM32F1xx/hal_ext_lld_isr.c | 3 | ||||
| -rw-r--r-- | readme.txt | 3 |
2 files changed, 6 insertions, 0 deletions
diff --git a/os/hal/ports/STM32/STM32F1xx/hal_ext_lld_isr.c b/os/hal/ports/STM32/STM32F1xx/hal_ext_lld_isr.c index 4479262c2..0f97d134a 100644 --- a/os/hal/ports/STM32/STM32F1xx/hal_ext_lld_isr.c +++ b/os/hal/ports/STM32/STM32F1xx/hal_ext_lld_isr.c @@ -322,7 +322,10 @@ void ext_lld_exti_irq_enable(void) { #if defined(STM32F10X_CL)
/* EXTI vectors specific to STM32F1xx Connectivity Line.*/
nvicEnableVector(OTG_FS_WKUP_IRQn, STM32_EXT_EXTI18_IRQ_PRIORITY);
+#if defined(STM32F107xC)
+ /* EXTI vectors specific to STM32F107 Connectivity Line.*/
nvicEnableVector(ETH_WKUP_IRQn, STM32_EXT_EXTI19_IRQ_PRIORITY);
+#endif
#elif defined(STM32F10X_MD_VL) || defined(STM32F10X_HD_VL)
/* EXTI vectors specific to STM32F1xx Value Line.*/
#else
diff --git a/readme.txt b/readme.txt index d4c2edf6e..4907a8fe1 100644 --- a/readme.txt +++ b/readme.txt @@ -145,6 +145,9 @@ - RT: Merged RT4.
- NIL: Merged NIL2.
- NIL: Added STM32F7 demo.
+- HAL: Fixed STM32F105 port not compiling. (bug #782)
+ (backported to 16.1.6, 3.0.6, 2.6.10).
+ (bug #780)(backported to 16.1.6, 3.0.6).
- HAL: Fixed wrong registry for STM32F205xx and STM32F215xx port
(bug #780)(backported to 16.1.6, 3.0.6).
- HAL: Fixed wrong HSE checks and PLL2 enable switch in STM32F105 and
|