blob: a473f6c8cb9ea2a37d1cf6c6d2225f64ae673519 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
|
/*
Copyright (C) 2014..2017 Marco Veeneman
Licensed under the Apache License, Version 2.0 (the "License");
you may not use this file except in compliance with the License.
You may obtain a copy of the License at
http://www.apache.org/licenses/LICENSE-2.0
Unless required by applicable law or agreed to in writing, software
distributed under the License is distributed on an "AS IS" BASIS,
WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
See the License for the specific language governing permissions and
limitations under the License.
*/
/**
* @file uDMA/tiva_udma.h
* @brief DMA helper driver header.
*
* @addtogroup TIVA_DMA
* @{
*/
#ifndef TIVA_UDMA_H_
#define TIVA_UDMA_H_
/*===========================================================================*/
/* Driver constants. */
/*===========================================================================*/
/**
* @brief CHCTL XFERSIZE helper.
*/
#define UDMA_CHCTL_XFERSIZE(n) (((n)-1) << 4)
/*===========================================================================*/
/* Driver pre-compile time settings. */
/*===========================================================================*/
/**
* @brief UDMA software interrupt priority level setting.
*/
#if !defined(TIVA_UDMA_SW_IRQ_PRIORITY) || defined(__DOXYGEN__)
#define TIVA_UDMA_SW_IRQ_PRIORITY 5
#endif
/**
* @brief UDMA error interrupt priority level setting.
*/
#if !defined(TIVA_UDMA_ERR_IRQ_PRIORITY) || defined(__DOXYGEN__)
#define TIVA_UDMA_ERR_IRQ_PRIORITY 5
#endif
/*===========================================================================*/
/* Derived constants and error checks. */
/*===========================================================================*/
/*===========================================================================*/
/* Driver data structures and types. */
/*===========================================================================*/
/**
* @brief A structure that defines an entry in the channel control table.
* @note These fields are used by the uDMA controller and normally it is not
* necessary for software to directly read or write fields in the
* table.
*/
typedef struct __attribute__((packed))
{
/**
* @brief The ending source address of the data transfer.
*/
volatile void *srcendp;
/**
* @brief The ending destination address of the data transfer.
*/
volatile void *dstendp;
/**
* @brief The channel control mode.
*/
volatile uint32_t chctl;
/**
* @brief An unused location.
*/
volatile uint32_t unused;
} tiva_udma_table_entry_t;
typedef struct __attribute__((packed, aligned(1024)))
{
union {
struct {
tiva_udma_table_entry_t primary[32];
tiva_udma_table_entry_t alternate[32];
};
uint8_t raw[1024];
};
} udmaControlTable_t ;
/*===========================================================================*/
/* Driver macros. */
/*===========================================================================*/
#define dmaChannelEnable(dmach) {\
HWREG(UDMA_ENASET) = (1 << dmach);\
}
#define dmaChannelDisable(dmach) { \
HWREG(UDMA_ENACLR) = (1 << dmach); \
}
#define dmaChannelPrimary(dmach) {\
HWREG(UDMA_ALTCLR) = (1 << dmach); \
}
#define dmaChannelAlternate(dmach) { \
HWREG(UDMA_ALTSET) = (1 << dmach); \
}
#define dmaChannelSingleBurst(dmach) { \
HWREG(UDMA_USEBURSTCLR) = (1 << dmach); \
}
#define dmaChannelBurstOnly(dmach) { \
HWREG(UDMA_USEBURSTSET) = (1 << dmach); \
}
#define dmaChannelPriorityHigh(dmach) { \
HWREG(UDMA_PRIOSET) = (1 << dmach); \
}
#define dmaChannelPriorityDefault(dmach) { \
HWREG(UDMA_PRIOCLR) = (1 << dmach); \
}
#define dmaChannelEnableRequest(dmach) {\
HWREG(UDMA_REQMASKCLR) = (1 << dmach); \
}
#define dmaChannelDisableRequest(dmach) {\
HWREG(UDMA_REQMASKSET) = (1 << dmach); \
}
/*===========================================================================*/
/* External declarations. */
/*===========================================================================*/
extern udmaControlTable_t udmaControlTable;
#ifdef __cplusplus
extern "C" {
#endif
void udmaInit(void);
bool udmaChannelAllocate(uint8_t dmach);
void udmaChannelRelease(uint8_t dmach);
#ifdef __cplusplus
}
#endif
#endif /* TIVA_UDMA_H_ */
/** @} */
|
