1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
|
/ {
#address-cells = <1>;
#size-cells = <1>;
compatible = "ralink,rt2880-soc";
cpus {
cpu@0 {
compatible = "mips,mips24KEc";
};
};
chosen {
bootargs = "console=ttyS0,57600";
};
cpuintc: cpuintc@0 {
#address-cells = <0>;
#interrupt-cells = <1>;
interrupt-controller;
compatible = "mti,cpu-interrupt-controller";
};
palmbus@10000000 {
compatible = "palmbus";
reg = <0x10000000 0x200000>;
ranges = <0x0 0x10000000 0x1FFFFF>;
#address-cells = <1>;
#size-cells = <1>;
sysc@300000 {
compatible = "ralink,rt2880-sysc";
reg = <0x300000 0x100>;
};
timer@300100 {
compatible = "ralink,rt2880-timer";
reg = <0x300100 0x20>;
interrupt-parent = <&intc>;
interrupts = <1>;
};
watchdog@300120 {
compatible = "ralink,rt2880-wdt";
reg = <0x300120 0x10>;
};
intc: intc@300200 {
compatible = "ralink,rt2880-intc";
reg = <0x300200 0x100>;
interrupt-controller;
#interrupt-cells = <1>;
interrupt-parent = <&cpuintc>;
interrupts = <2>;
};
memc@300300 {
compatible = "ralink,rt2880-memc";
reg = <0x300300 0x100>;
};
gpio0: gpio@300600 {
compatible = "ralink,rt2880-gpio";
reg = <0x300600 0x34>;
gpio-controller;
#gpio-cells = <2>;
ralink,num-gpios = <24>;
ralink,register-map = [ 00 04 08 0c
20 24 28 2c
30 34 ];
};
gpio1: gpio@300638 {
compatible = "ralink,rt2880-gpio";
reg = <0x300638 0x24>;
gpio-controller;
#gpio-cells = <2>;
ralink,num-gpios = <16>;
ralink,register-map = [ 00 04 08 0c
10 14 18 1c
20 24 ];
};
gpio2: gpio@300660 {
compatible = "ralink,rt2880-gpio";
reg = <0x300660 0x24>;
gpio-controller;
#gpio-cells = <2>;
ralink,num-gpios = <32>;
ralink,register-map = [ 00 04 08 0c
10 14 18 1c
20 24 ];
};
uartlite@300c00 {
compatible = "ralink,rt2880-uart", "ns16550a";
reg = <0x300c00 0x100>;
interrupt-parent = <&intc>;
interrupts = <12>;
reg-shift = <2>;
};
};
};
|
