blob: 1d1424590c3bd3fd1495298fac723fe87c7b672a (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
|
// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
/ {
#address-cells = <1>;
#size-cells = <1>;
cpuintc: interrupt-controller {
compatible = "qca,ar7100-cpu-intc";
interrupt-controller;
#interrupt-cells = <1>;
};
ahb {
compatible = "simple-bus";
ranges;
#address-cells = <1>;
#size-cells = <1>;
interrupt-parent = <&cpuintc>;
apb {
compatible = "simple-bus";
ranges;
#address-cells = <1>;
#size-cells = <1>;
interrupt-parent = <&miscintc>;
miscintc: interrupt-controller@18060010 {
compatible = "qca,ar7240-misc-intc";
reg = <0x18060010 0x4>;
interrupt-parent = <&cpuintc>;
interrupts = <6>;
interrupt-controller;
#interrupt-cells = <1>;
};
};
eth0: eth@19000000 {
status = "disabled";
compatible = "qca,ath79-eth", "syscon";
reg = <0x19000000 0x200>;
interrupts = <4>;
phy-mode = "mii";
mdio0: mdio {
status = "disabled";
compatible = "qca,ath79-mdio";
#address-cells = <1>;
#size-cells = <0>;
regmap = <ð0>;
clocks = <&pll ATH79_CLK_MDIO>;
clock-names = "ref";
};
};
eth1: eth@1a000000 {
status = "disabled";
compatible = "qca,ath79-eth", "syscon";
reg = <0x1a000000 0x200>;
interrupts = <5>;
phy-mode = "mii";
mdio1: mdio {
status = "disabled";
compatible = "qca,ath79-mdio";
#address-cells = <1>;
#size-cells = <0>;
regmap = <ð1>;
clocks = <&pll ATH79_CLK_MDIO>;
clock-names = "ref";
};
};
};
};
|