From e07c4f21506e33c5467aafeb4dbd11d9ad87201b Mon Sep 17 00:00:00 2001 From: John Crispin Date: Sat, 14 Feb 2015 20:48:32 +0000 Subject: lantiq: disable buffered writes on Intel command set flash Some Lantiq SoCs are not able to use buffered writes properly with Intel command set flash due to the way NOR addresses on EBU are manipulated. This patch disables buffered writes on those devices. The only device affected at the moment is ARV4510PW, others use AMD/Fujitsu command set. Signed-off-by: Matti Laakso SVN-Revision: 44451 --- .../0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch | 11 +++++++++++ 1 file changed, 11 insertions(+) create mode 100644 target/linux/lantiq/patches-3.14/0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch (limited to 'target/linux/lantiq/patches-3.14') diff --git a/target/linux/lantiq/patches-3.14/0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch b/target/linux/lantiq/patches-3.14/0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch new file mode 100644 index 0000000000..fdd065d6fb --- /dev/null +++ b/target/linux/lantiq/patches-3.14/0300-MTD-cfi-cmdset-0001-disable-buffered-writes.patch @@ -0,0 +1,11 @@ +--- a/drivers/mtd/chips/cfi_cmdset_0001.c ++++ b/drivers/mtd/chips/cfi_cmdset_0001.c +@@ -40,7 +40,7 @@ + /* #define CMDSET0001_DISABLE_WRITE_SUSPEND */ + + // debugging, turns off buffer write mode if set to 1 +-#define FORCE_WORD_WRITE 0 ++#define FORCE_WORD_WRITE 1 + + /* Intel chips */ + #define I82802AB 0x00ad -- cgit v1.2.3