aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/brcm2708/patches-4.4/0581-clk-bcm-Allow-rate-change-propagation-to-PLLH_AUX-on.patch
diff options
context:
space:
mode:
Diffstat (limited to 'target/linux/brcm2708/patches-4.4/0581-clk-bcm-Allow-rate-change-propagation-to-PLLH_AUX-on.patch')
-rw-r--r--target/linux/brcm2708/patches-4.4/0581-clk-bcm-Allow-rate-change-propagation-to-PLLH_AUX-on.patch35
1 files changed, 0 insertions, 35 deletions
diff --git a/target/linux/brcm2708/patches-4.4/0581-clk-bcm-Allow-rate-change-propagation-to-PLLH_AUX-on.patch b/target/linux/brcm2708/patches-4.4/0581-clk-bcm-Allow-rate-change-propagation-to-PLLH_AUX-on.patch
deleted file mode 100644
index 4b22762566..0000000000
--- a/target/linux/brcm2708/patches-4.4/0581-clk-bcm-Allow-rate-change-propagation-to-PLLH_AUX-on.patch
+++ /dev/null
@@ -1,35 +0,0 @@
-From e7a3b8bd6756b59696a430a0c83e3e609915dea6 Mon Sep 17 00:00:00 2001
-From: Boris Brezillon <boris.brezillon@free-electrons.com>
-Date: Thu, 1 Dec 2016 22:00:20 +0100
-Subject: [PATCH] clk: bcm: Allow rate change propagation to PLLH_AUX on VEC
- clock
-
-The VEC clock requires needs to be set at exactly 108MHz. Allow rate
-change propagation on PLLH_AUX to match this requirement wihtout
-impacting other IPs (PLLH is currently only used by the HDMI encoder,
-which cannot be enabled when the VEC encoder is enabled).
-
-Signed-off-by: Boris Brezillon <boris.brezillon@free-electrons.com>
-Reviewed-by: Eric Anholt <eric@anholt.net>
-Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
-(cherry picked from commit d86d46af84855403c00018be1c3e7bc190f2a6cd)
----
- drivers/clk/bcm/clk-bcm2835.c | 7 ++++++-
- 1 file changed, 6 insertions(+), 1 deletion(-)
-
---- a/drivers/clk/bcm/clk-bcm2835.c
-+++ b/drivers/clk/bcm/clk-bcm2835.c
-@@ -1920,7 +1920,12 @@ static const struct bcm2835_clk_desc clk
- .ctl_reg = CM_VECCTL,
- .div_reg = CM_VECDIV,
- .int_bits = 4,
-- .frac_bits = 0),
-+ .frac_bits = 0,
-+ /*
-+ * Allow rate change propagation only on PLLH_AUX which is
-+ * assigned index 7 in the parent array.
-+ */
-+ .set_rate_parent = BIT(7)),
-
- /* dsi clocks */
- [BCM2835_CLOCK_DSI0E] = REGISTER_PER_CLK(