diff options
| author | Imre Kaloz <kaloz@openwrt.org> | 2015-12-10 12:08:13 +0000 |
|---|---|---|
| committer | Imre Kaloz <kaloz@openwrt.org> | 2015-12-10 12:08:13 +0000 |
| commit | b17844d21af30b467e108c765c7010eba2b2b28e (patch) | |
| tree | 0608fa421a6fb924cc5c1b4f768aa7904b650005 /target/linux/mvebu/patches-4.1/022-ARM-mvebu-A385-AP-Enable-the-NAND-controller.patch | |
| parent | f1d3b08fc0c58d60b692bc1d5447f22de7074151 (diff) | |
| download | upstream-b17844d21af30b467e108c765c7010eba2b2b28e.tar.gz upstream-b17844d21af30b467e108c765c7010eba2b2b28e.tar.bz2 upstream-b17844d21af30b467e108c765c7010eba2b2b28e.zip | |
mvebu: add support for 4.1 and switch over
Signed-off-by: Imre Kaloz <kaloz@openwrt.org>
SVN-Revision: 47818
Diffstat (limited to 'target/linux/mvebu/patches-4.1/022-ARM-mvebu-A385-AP-Enable-the-NAND-controller.patch')
| -rw-r--r-- | target/linux/mvebu/patches-4.1/022-ARM-mvebu-A385-AP-Enable-the-NAND-controller.patch | 34 |
1 files changed, 34 insertions, 0 deletions
diff --git a/target/linux/mvebu/patches-4.1/022-ARM-mvebu-A385-AP-Enable-the-NAND-controller.patch b/target/linux/mvebu/patches-4.1/022-ARM-mvebu-A385-AP-Enable-the-NAND-controller.patch new file mode 100644 index 0000000000..0bb062dd9b --- /dev/null +++ b/target/linux/mvebu/patches-4.1/022-ARM-mvebu-A385-AP-Enable-the-NAND-controller.patch @@ -0,0 +1,34 @@ +From 7eb1f09ec8e25aa2fc3f6fc5fc9405d9f917d503 Mon Sep 17 00:00:00 2001 +From: Maxime Ripard <maxime.ripard@free-electrons.com> +Date: Thu, 11 Dec 2014 14:14:58 +0100 +Subject: [PATCH 1/2] ARM: mvebu: A385-AP: Enable the NAND controller + +The A385 AP has a 1GB NAND chip. Enable it. + +Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> +--- + arch/arm/boot/dts/armada-385-db-ap.dts | 13 +++++++++++++ + 1 file changed, 13 insertions(+) + +--- a/arch/arm/boot/dts/armada-385-db-ap.dts ++++ b/arch/arm/boot/dts/armada-385-db-ap.dts +@@ -174,6 +174,19 @@ + status = "okay"; + usb-phy = <&usb3_phy>; + }; ++ ++ nfc: flash@d0000 { ++ status = "okay"; ++ #address-cells = <1>; ++ #size-cells = <1>; ++ ++ num-cs = <1>; ++ nand-ecc-strength = <4>; ++ nand-ecc-step-size = <512>; ++ marvell,nand-keep-config; ++ marvell,nand-enable-arbiter; ++ nand-on-flash-bbt; ++ }; + }; + + pcie-controller { |