diff options
author | Jonas Gorski <jogo@openwrt.org> | 2014-08-01 21:56:35 +0000 |
---|---|---|
committer | Jonas Gorski <jogo@openwrt.org> | 2014-08-01 21:56:35 +0000 |
commit | faa51b307cfdbec28f474b48699358064e0f99c7 (patch) | |
tree | 00464a0e64ab7da443068b24b5b44050647e2369 /target/linux/brcm63xx/patches-3.10/051-MIPS-BCM63XX-setup-the-HSSPI-clock-rate.patch | |
parent | 701e2a38fef4fce862eaeb21fc97874a6387a569 (diff) | |
download | upstream-faa51b307cfdbec28f474b48699358064e0f99c7.tar.gz upstream-faa51b307cfdbec28f474b48699358064e0f99c7.tar.bz2 upstream-faa51b307cfdbec28f474b48699358064e0f99c7.zip |
brcm63xx: switch to 3.14
Now that BB is branched off, we can now switch to 3.14 and start
breaking stuff again.
Signed-off-by: Jonas Gorski <jogo@openwrt.org>
SVN-Revision: 41941
Diffstat (limited to 'target/linux/brcm63xx/patches-3.10/051-MIPS-BCM63XX-setup-the-HSSPI-clock-rate.patch')
-rw-r--r-- | target/linux/brcm63xx/patches-3.10/051-MIPS-BCM63XX-setup-the-HSSPI-clock-rate.patch | 36 |
1 files changed, 0 insertions, 36 deletions
diff --git a/target/linux/brcm63xx/patches-3.10/051-MIPS-BCM63XX-setup-the-HSSPI-clock-rate.patch b/target/linux/brcm63xx/patches-3.10/051-MIPS-BCM63XX-setup-the-HSSPI-clock-rate.patch deleted file mode 100644 index 6f2bc5fb50..0000000000 --- a/target/linux/brcm63xx/patches-3.10/051-MIPS-BCM63XX-setup-the-HSSPI-clock-rate.patch +++ /dev/null @@ -1,36 +0,0 @@ -From c8b7d2630d907025ce30989bddd01f4f0f13c103 Mon Sep 17 00:00:00 2001 -From: Jonas Gorski <jogo@openwrt.org> -Date: Wed, 20 Nov 2013 17:22:40 +0100 -Subject: [PATCH 2/5] MIPS: BCM63XX: setup the HSSPI clock rate - -Properly set up the HSSPI clock rate depending on the SoC's PLL rate. - -Signed-off-by: Jonas Gorski <jogo@openwrt.org> ---- - arch/mips/bcm63xx/clk.c | 18 ++++++++++++++++++ - 1 file changed, 18 insertions(+) - ---- a/arch/mips/bcm63xx/clk.c -+++ b/arch/mips/bcm63xx/clk.c -@@ -378,3 +378,21 @@ void clk_put(struct clk *clk) - } - - EXPORT_SYMBOL(clk_put); -+ -+#define HSSPI_PLL_HZ_6328 133333333 -+#define HSSPI_PLL_HZ_6362 400000000 -+ -+static int __init bcm63xx_clk_init(void) -+{ -+ switch (bcm63xx_get_cpu_id()) { -+ case BCM6328_CPU_ID: -+ clk_hsspi.rate = HSSPI_PLL_HZ_6328; -+ break; -+ case BCM6362_CPU_ID: -+ clk_hsspi.rate = HSSPI_PLL_HZ_6362; -+ break; -+ } -+ -+ return 0; -+} -+arch_initcall(bcm63xx_clk_init); |