diff options
author | Markus Scheck <markus.scheck1@gmail.com> | 2019-03-21 16:43:27 +0100 |
---|---|---|
committer | Petr Štetiar <ynezz@true.cz> | 2019-04-08 18:37:04 +0200 |
commit | de2f888024ac58c6137959ea91f65cb6ad098df3 (patch) | |
tree | 4076d00fbe67b6fa4d65a9594ff86acd78ead23f /target/linux/ath79/dts | |
parent | 189aa1748b2655baab54ac5ec45674281dcbb224 (diff) | |
download | upstream-de2f888024ac58c6137959ea91f65cb6ad098df3.tar.gz upstream-de2f888024ac58c6137959ea91f65cb6ad098df3.tar.bz2 upstream-de2f888024ac58c6137959ea91f65cb6ad098df3.zip |
ath79: add support for OCEDO Ursus
SOC: Qualcomm Atheros QCA9558
RAM: 128MB
FLASH: 16MB (Macronix MX25L12845EMI-10G)
WLAN1: QCA9558 2.4GHz 802.11bgn 3SS
WLAN2: QCA9880 5GHz 802.11ac 3SS
LED: Power, LAN1, LAN2, 2.4GHz, 5GHz
Serial:Next to SPI Flash,
Pinout is 3V3 - GND - TX - RX (Square Pin is 3V3)
The Serial setting is 115200-8-N-1
INSTALLATION:
1. Serve an OpenWrt ramdisk image named "ursus.bin".
Set your IP-address to 192.168.100.8/24.
2. Connect to the serial. Power up the device and interrupt
the boot process.
3. Set the correct bootcmd with
> setenv bootcmd run bootcmd_1
> saveenv
4. Run
> tftpboot 0x81000000 ursus.bin
> bootm 0x81000000
5. Wait for OpenWrt to boot up.
6. Transfer OpenWrt sysupdate image and flash via sysupgrade.
Signed-off-by: Markus Scheck <markus.scheck1@gmail.com>
Tested-by: David Bauer <mail@david-bauer.net>
[whitespace fix, renamed LED labels and SoC type fix]
Signed-off-by: Petr Štetiar <ynezz@true.cz>
Diffstat (limited to 'target/linux/ath79/dts')
-rw-r--r-- | target/linux/ath79/dts/qca9558_ocedo_ursus.dts | 147 |
1 files changed, 147 insertions, 0 deletions
diff --git a/target/linux/ath79/dts/qca9558_ocedo_ursus.dts b/target/linux/ath79/dts/qca9558_ocedo_ursus.dts new file mode 100644 index 0000000000..1a92da3946 --- /dev/null +++ b/target/linux/ath79/dts/qca9558_ocedo_ursus.dts @@ -0,0 +1,147 @@ +// SPDX-License-Identifier: GPL-2.0-or-later OR MIT +/dts-v1/; + +#include <dt-bindings/gpio/gpio.h> +#include <dt-bindings/input/input.h> + +#include "qca9557.dtsi" + +/ { + compatible = "ocedo,ursus", "qca,qca9558"; + model = "OCEDO Ursus"; + + chosen { + bootargs = "console=ttyS0,115200n8"; + }; + + leds { + compatible = "gpio-leds"; + + wifi2 { + label = "ursus:green:wlan2g"; + gpios = <&gpio 14 GPIO_ACTIVE_LOW>; + linux,default-trigger = "phy1tpt"; + }; + + wifi5 { + label = "ursus:green:wlan5g"; + gpios = <&gpio 15 GPIO_ACTIVE_LOW>; + linux,default-trigger = "phy0tpt"; + }; + + }; + +}; + +&pcie1 { + status = "okay"; +}; + +&uart { + status = "okay"; +}; + +&pll { + clocks = <&extosc>; +}; + +&spi { + status = "okay"; + num-cs = <1>; + + flash@0 { + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <25000000>; + + partitions { + compatible = "fixed-partitions"; + #address-cells = <1>; + #size-cells = <1>; + + uboot: partition@0 { + label = "u-boot"; + reg = <0x000000 0x040000>; + read-only; + }; + + partition@40000 { + label = "u-boot-env"; + reg = <0x040000 0x010000>; + }; + + partition@50000 { + compatible = "denx,uimage"; + label = "firmware"; + reg = <0x050000 0x740000>; + }; + + partition@790000 { + label = "vendor"; + reg = <0x790000 0x740000>; + read-only; + }; + + partition@ed0000 { + label = "data"; + reg = <0xed0000 0x110000>; + read-only; + }; + + partition@fe0000 { + label = "id"; + reg = <0xfe0000 0x010000>; + read-only; + }; + + art: partition@ff0000 { + label = "art"; + reg = <0xff0000 0x010000>; + read-only; + }; + }; + }; +}; + +&wmac { + status = "okay"; + + mtd-cal-data = <&art 0x1000>; + mtd-mac-address = <&art 0x06>; +}; + +&mdio0 { + status = "okay"; + + phy1: ethernet-phy@1 { + reg = <1>; + }; + + phy2: ethernet-phy@2 { + reg = <2>; + }; +}; + +ð0 { + status = "okay"; + mtd-mac-address = <&art 0x00>; + phy-handle = <&phy1>; + pll-data = <0xa6000000 0x80000101 0x80001313>; + + gmac_config: gmac-config { + device = <&gmac>; + + rxdv-delay = <3>; + rxd-delay = <3>; + txen-delay = <0>; + txd-delay = <0>; + rgmii-enabled = <1>; + }; +}; + +ð1 { + status = "okay"; + mtd-mac-address = <&art 0x12>; + phy-handle = <&phy2>; + pll-data = <0x3000101 0x101 0x1313>; +}; |