diff options
| author | John Crispin <john@openwrt.org> | 2014-12-03 16:05:17 +0000 |
|---|---|---|
| committer | John Crispin <john@openwrt.org> | 2014-12-03 16:05:17 +0000 |
| commit | 871e0a6316390730a18d48164e39c1ee66b677d5 (patch) | |
| tree | 701e652f76b3430afb841057cd14e0b349fa7471 /package/boot | |
| parent | 60edf49f7bb5b4d5498710125944d5b8c4fe4dc1 (diff) | |
| download | upstream-871e0a6316390730a18d48164e39c1ee66b677d5.tar.gz upstream-871e0a6316390730a18d48164e39c1ee66b677d5.tar.bz2 upstream-871e0a6316390730a18d48164e39c1ee66b677d5.zip | |
uboot-oxnas: adjust digtial drive strength of IC+ phy
This is what the vendor bootloader does on KD20.
Signed-off-by: Daniel Golle <daniel@makrotopia.org>
SVN-Revision: 43509
Diffstat (limited to 'package/boot')
| -rw-r--r-- | package/boot/uboot-oxnas/patches/200-icplus-phy.patch | 15 |
1 files changed, 14 insertions, 1 deletions
diff --git a/package/boot/uboot-oxnas/patches/200-icplus-phy.patch b/package/boot/uboot-oxnas/patches/200-icplus-phy.patch index 3db7816ca8..b378331277 100644 --- a/package/boot/uboot-oxnas/patches/200-icplus-phy.patch +++ b/package/boot/uboot-oxnas/patches/200-icplus-phy.patch @@ -24,7 +24,7 @@ Add it back, so we can use it. obj-$(CONFIG_PHY_MICREL) += micrel.o --- /dev/null +++ b/drivers/net/phy/icplus.c -@@ -0,0 +1,80 @@ +@@ -0,0 +1,93 @@ +/* + * ICPlus PHY drivers + * @@ -43,6 +43,15 @@ Add it back, so we can use it. +#define IP101A_G_IRQ_CONF_STATUS 0x11 /* Conf Info IRQ & Status Reg */ +#define IP101A_G_IRQ_PIN_USED (1<<15) /* INTR pin used */ +#define IP101A_G_IRQ_DEFAULT IP101A_G_IRQ_PIN_USED ++#define IP1001LF_DRIVE_MASK (15 << 5) ++#define IP1001LF_RXCLKDRIVE_HI (2 << 5) ++#define IP1001LF_RXDDRIVE_HI (2 << 7) ++#define IP1001LF_RXCLKDRIVE_M (1 << 5) ++#define IP1001LF_RXDDRIVE_M (1 << 7) ++#define IP1001LF_RXCLKDRIVE_L (0 << 5) ++#define IP1001LF_RXDDRIVE_L (0 << 7) ++#define IP1001LF_RXCLKDRIVE_VL (3 << 5) ++#define IP1001LF_RXDDRIVE_VL (3 << 7) + +static int ip1001_config(struct phy_device *phydev) +{ @@ -73,6 +82,10 @@ Add it back, so we can use it. + return c; + + c |= IP1001_PHASE_SEL_MASK; ++ /* adjust digtial drive strength */ ++ c &= ~IP1001LF_DRIVE_MASK; ++ c |= IP1001LF_RXCLKDRIVE_M; ++ c |= IP1001LF_RXDDRIVE_M; + c = phy_write(phydev, MDIO_DEVAD_NONE, IP10XX_SPEC_CTRL_STATUS, + c); + if (c < 0) |