module adffe( input d, clk, rst, en, output reg q ); always @( posedge clk, posedge rst ) if (rst) q <= 0; else if (en) q <= d; endmodule Atom feed' href='http://git.panaceas.org/cgit/iCE40/yosys/atom/tests/sva/.gitignore?h=master' type='application/atom+xml'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/tests/sva/.gitignore
blob: cc254049ab4c2973ccb592a49c4f453a76270c88 (plain) 
1
2
3
4
5
6
7