module a; wire [5:0]x; wire [3:0]y; assign y = (4)55; endmodule stylesheet' type='text/css' href='/cgit.css'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/target/linux/arc770/base-files.mk
blob: fdd2c714b22892b9e72d9a8b89bd8288ccd4b797 (plain) 
1
2
3