module explicit(); reg clk,d,rst,pre; wire q; // Here q_bar is not connected // We can connect ports in any order dff u0 ( .q (q), .d (d), .clk (clk), .q_bar (), .rst (rst), .pre (pre) ); endmodule // D fli-flop module dff (q, q_bar, clk, d, rst, pre); input clk, d, rst, pre; output q, q_bar; reg q; assign q_bar = ~q; always @ (posedge clk) if (rst == 1'b1) begin q <= 0; end else if (pre == 1'b1) begin q <= 1; end else begin q <= d; end endmodule pository'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/3rdparty/imgui/examples/example_apple_metal/Shared/ViewController.h
blob: a8aade13037361c4ead42d1126177456ca5a21f4 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20