module reg_seq_example( clk, reset, d, q); input clk, reset, d; output q; reg q; wire clk, reset, d; always @ (posedge clk or posedge reset) if (reset) begin q <= 1'b0; end else begin q <= d; end endmodule .org/cgit/avr/qmk/firmware/atom/lib/lufa/Projects/MissileLauncher/ConfigDescriptor.h?h=master' type='application/atom+xml'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/lib/lufa/Projects/MissileLauncher/ConfigDescriptor.h
blob: 32e86ad7ebbe81a6225eca5b3825097f2416ad45 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72