1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 |
|
#!/bin/bash set -ex if [ -z $ISE_DIR ]; then ISE_DIR=/opt/Xilinx/ISE/14.7 fi sed 's/DSP48 /DSP48_UUT /; /DSP48_UUT/,/endmodule/ p; d;' < ../cells_sim.v > test_dsp48_model_uut.v if [ ! -f "test_dsp48_model_ref.v" ]; then cp $ISE_DIR/ISE_DS/ISE/verilog/src/unisims/DSP48.v test_dsp48_model_ref.v fi for tb in mult_allreg mult_noreg mult_inreg do iverilog -s $tb -s glbl -o test_dsp48_model test_dsp48_model.v test_dsp48_model_uut.v test_dsp48_model_ref.v $ISE_DIR/ISE_DS/ISE/verilog/src/glbl.v vvp -N ./test_dsp48_model done panaceas.org/git/openwrt/fa-nanopi-r2s/master-52a5d0d2-pq' title='openwrt/fa-nanopi-r2s/master-52a5d0d2-pq Git repository'/>