1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 |
|
module counter (clk, rst, en, count); input clk, rst, en; output reg [3:0] count; always @(posedge clk) if (rst) count <= 4'd0; else if (en) count <= count + 4'd1; endmodule rds/sx60/readme.md?h=master' type='application/atom+xml'/>