module test(input CLK, ARST, output [7:0] Q1, Q2, Q3); wire NO_CLK = 0; always @(posedge CLK, posedge ARST) if (ARST) Q1 <= 42; always @(posedge NO_CLK, posedge ARST) if (ARST) Q2 <= 42; else Q2 <= 23; always @(posedge CLK) Q3 <= 42; endmodule /handwired/2x5keypad/2x5keypad.c?h=master' type='application/atom+xml'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/keyboards/handwired/2x5keypad/2x5keypad.c
blob: 873c579a17921a551a917e5d271d79fd548c5d32 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25