read_verilog macc_simple_test.v hierarchy -check -top test;; show -prefix macc_simple_test_00a -format pdf -notitle -lib macc_simple_xmap.v extract -constports -map macc_simple_xmap.v;; show -prefix macc_simple_test_00b -format pdf -notitle -lib macc_simple_xmap.v ################################################# design -reset read_verilog macc_simple_test_01.v hierarchy -check -top test;; show -prefix macc_simple_test_01a -format pdf -notitle -lib macc_simple_xmap.v extract -map macc_simple_xmap.v;; show -prefix macc_simple_test_01b -format pdf -notitle -lib macc_simple_xmap.v ################################################# design -reset read_verilog macc_simple_test_02.v hierarchy -check -top test;; show -prefix macc_simple_test_02a -format pdf -notitle -lib macc_simple_xmap.v extract -map macc_simple_xmap.v;; show -prefix macc_simple_test_02b -format pdf -notitle -lib macc_simple_xmap.v ################################################# design -reset read_verilog macc_simple_xmap.v hierarchy -check -top macc_16_16_32;; show -prefix macc_simple_xmap -format pdf -notitle td> clone of https://github.com/YosysHQ/yosys
aboutsummaryrefslogtreecommitdiffstats
path: root/manual/APPNOTE_011_Design_Investigation/example.ys
blob: b1e956088ccd94f32e2b2eac15f5aa8b19580f2c (plain)
1
2
3
4
5
6
7
8
9
10
11