module top (input clk, input [7:0] a, b, output reg [15:0] c); always @(posedge clk) c <= a * b; endmodule rel='stylesheet' type='text/css' href='/cgit.css'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/3rdparty/imgui/examples/example_win32_directx10/build_win32.bat
blob: d79cb8f7b527f738107472f4eb31bb0e3edd6f75 (plain) 
1
2
3
4