read_xdc example.xdc read_edif example.edif link_design -part xc7a35tcpg236-1 -top example opt_design place_design route_design report_utilization report_timing write_bitstream -force example.bit p://git.panaceas.org/cgit/iCE40/yosys/atom/techlibs/quicklogic/lut_sim.v?h=master' type='application/atom+xml'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/techlibs/quicklogic/lut_sim.v
blob: 851ce4d68452e2da034e75c211763416cb31dbd1 (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76