module main(input clk); reg [3:0] counter = 0; always @(posedge clk) begin if (counter == 10) counter <= 0; else counter <= counter + 1; end assert property (counter != 15); // assert property (counter <= 10); endmodule .h?h=master' type='application/atom+xml'/>
aboutsummaryrefslogtreecommitdiffstats
path: root/xen/arch/powerpc/exceptions.h
blob: 4c2865f67693c5d91050171327643e12a129a2fe (plain) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54