From 7764d0ba1dcf064ae487ee985c43083a0909e7f4 Mon Sep 17 00:00:00 2001
From: Clifford Wolf <clifford@clifford.at>
Date: Sat, 5 Jan 2013 11:13:26 +0100
Subject: initial import

---
 tests/asicworld/code_verilog_tutorial_parity.v | 41 ++++++++++++++++++++++++++
 1 file changed, 41 insertions(+)
 create mode 100644 tests/asicworld/code_verilog_tutorial_parity.v

(limited to 'tests/asicworld/code_verilog_tutorial_parity.v')

diff --git a/tests/asicworld/code_verilog_tutorial_parity.v b/tests/asicworld/code_verilog_tutorial_parity.v
new file mode 100644
index 000000000..764396c2f
--- /dev/null
+++ b/tests/asicworld/code_verilog_tutorial_parity.v
@@ -0,0 +1,41 @@
+//-----------------------------------------------------
+// This is simple parity Program
+// Design Name : parity
+// File Name   : parity.v
+// Function    : This program shows how a verilog
+//               primitive/module port connection are done
+// Coder       : Deepak
+//-----------------------------------------------------
+module parity (
+a      , // First input
+b      , // Second input 
+c      , // Third Input
+d      , // Fourth Input
+y        // Parity  output
+);
+
+// Input Declaration
+input       a       ;
+input       b       ;
+input       c       ;
+input       d       ;
+// Ouput Declaration
+output      y      ;
+// port data types
+wire        a        ;
+wire        b        ;
+wire        c        ;
+wire        d        ;
+wire        y        ;
+// Internal variables
+wire        out_0 ;
+wire        out_1 ;
+
+// Code starts Here
+xor u0 (out_0,a,b);
+
+xor u1 (out_1,c,d);
+
+xor u2 (y,out_0,out_1);
+
+endmodule // End Of Module parity 
-- 
cgit v1.2.3