aboutsummaryrefslogtreecommitdiffstats
path: root/tests/arch
Commit message (Collapse)AuthorAgeFilesLines
* Update resource countEddie Hung2019-12-281-3/+3
|
* Add DSP cascade testsEddie Hung2019-12-231-0/+89
|
* xilinx_dsp: Initial DSP48A/DSP48A1 support.Marcin Kościelnicki2019-12-223-0/+29
|
* tests/xilinx: fix flaky mux testMarcin Kościelnicki2019-12-181-2/+4
|
* xilinx: Add xilinx_dffopt pass (#1557)Marcin Kościelnicki2019-12-183-3/+232
|
* xilinx: Improve flip-flop handling.Marcin Kościelnicki2019-12-183-11/+12
| | | | | | | | | | | | | | | | This adds support for infering more kinds of flip-flops: - FFs with async set/reset and clock enable - FFs with sync set/reset - FFs with sync set/reset and clock enable Some passes have been moved (and some added) in order for dff2dffs to work correctly. This gives us complete coverage of Virtex 6+ and Spartan 6 flip-flop capabilities (though not latch capabilities). Older FPGAs also support having both a set and a reset input, which will be handled at a later data.
* Merge pull request #1574 from YosysHQ/eddie/xilinx_lutramEddie Hung2019-12-1610-53/+228
|\ | | | | xilinx: add LUTRAM rules for RAM32M, RAM64M
| * Disable RAM16X1D testEddie Hung2019-12-131-17/+17
| |
| * Remove extraneous synth_xilinx callEddie Hung2019-12-121-2/+0
| |
| * Add tests for these new modelsEddie Hung2019-12-121-0/+40
| |
| * Add #1460 testcaseEddie Hung2019-12-121-0/+34
| |
| * Rename memory tests to lutram, add more xilinx testsEddie Hung2019-12-129-53/+156
| |
* | Add another testEddie Hung2019-12-161-1/+8
| |
* | Accidentally commented out testsEddie Hung2019-12-161-47/+47
| |
* | Add unconditional match blocks for force RAMEddie Hung2019-12-161-0/+9
| |
* | Merge blockram testsEddie Hung2019-12-163-47/+81
| |
* | Fixing compiler warning/issues. Moving test script to the correct placeDiego H2019-12-161-6/+6
| |
* | Removing fixed attribute value to !ramstyle rulesDiego H2019-12-151-3238/+0
| |
* | Merging attribute rules into a single match block; Adding testsDiego H2019-12-153-0/+3373
| |
* | Renaming BRAM memory tests for the sake of uniformityDiego H2019-12-132-6/+6
| |
* | Fixing citation in xc7_xcu_brams.txt file. Fixing RAMB36E1 test.Diego H2019-12-121-2/+2
| |
* | Adding a note (TODO) in the memory_params.ys check fileDiego H2019-12-121-0/+2
| |
* | Updating RAMB36E1 thresholds. Adding test for both RAMB18E1/RAMB36E1Diego H2019-12-122-0/+90
|/
* Merge pull request #1545 from YosysHQ/eddie/ice40_wrapcarry_attrEddie Hung2019-12-093-23/+136
|\ | | | | Preserve SB_CARRY name and attributes when using $__ICE40_CARRY_WRAPPER
| * unmap $__ICE40_CARRY_WRAPPER in testEddie Hung2019-12-091-1/+21
| |
| * ice40_wrapcarry to really preserve attributes via -unwrap optionEddie Hung2019-12-091-3/+5
| |
| * Drop keep=0 attributes on SB_CARRYEddie Hung2019-12-061-2/+2
| |
| * Add WIP test for unwrapping $__ICE40_CARRY_WRAPPEREddie Hung2019-12-051-0/+30
| |
| * Check SB_CARRY name also preservedEddie Hung2019-12-031-0/+1
| |
| * Add testcaseEddie Hung2019-12-031-0/+60
| |
* | tests: arch: xilinx: Change order of arguments in macc.shJan Kowalewski2019-12-061-1/+1
|/
* Merge pull request #1524 from pepijndevos/gowindffinitClifford Wolf2019-12-033-2/+301
|\ | | | | Gowin: add and test DFF init values
| * update testPepijn de Vos2019-12-031-2/+3
| |
| * Use -match-init to not synth contradicting init valuesPepijn de Vos2019-12-031-10/+12
| |
| * attempt to fix formattingPepijn de Vos2019-11-251-138/+138
| |
| * gowin: add and test dff init valuesPepijn de Vos2019-11-252-0/+296
| |
* | No need for -abc9Eddie Hung2019-11-261-1/+1
| |
* | Add citationEddie Hung2019-11-261-0/+1
| |
* | Add testcase derived from fastfir_dynamictaps benchmarkEddie Hung2019-11-261-0/+68
| |
* | xilinx: Use INV instead of LUT1 when applicableMarcin Kościelnicki2019-11-254-8/+8
|/
* gowin: Remove show command from tests.Marcin Kościelnicki2019-11-221-1/+0
|
* Merge branch 'master' of https://github.com/YosysHQ/yosys into gowinPepijn de Vos2019-11-165-17/+34
|\
| * Fixed testsMiodrag Milanovic2019-11-115-17/+34
| |
* | fix fsm test with proper clock enable polarityPepijn de Vos2019-11-111-0/+11
| |
* | fix wide lutsPepijn de Vos2019-11-061-7/+10
| |
* | don't cound exact luts in big muxes; futile and fragilePepijn de Vos2019-10-301-3/+0
| |
* | add tristate buffer and testPepijn de Vos2019-10-281-0/+13
| |
* | do not use wide luts in testcasePepijn de Vos2019-10-281-3/+3
| |
* | ALU sim tweaksPepijn de Vos2019-10-241-2/+2
| |
* | Add some testsPepijn de Vos2019-10-2110-0/+224
|/ | | | | | | | Copied from Efinix. * fsm is broken * latch and tribuf are not implemented yet * memory maps to dram
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-26 01:11:30 +0000