| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | | | * | | | | | | Merge remote-tracking branch 'origin/xaig_dff' into eddie/abc9_refactor | Eddie Hung | 2020-01-02 | 12 | -756/+722 | |
| | | | |\ \ \ \ \ \ | ||||||
| | | | * \ \ \ \ \ \ | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor | Eddie Hung | 2020-01-02 | 27 | -91/+118 | |
| | | | |\ \ \ \ \ \ \ | ||||||
| | | | * \ \ \ \ \ \ \ | Merge remote-tracking branch 'origin/xaig_dff' into eddie/abc9_refactor | Eddie Hung | 2019-12-30 | 6 | -121/+673 | |
| | | | |\ \ \ \ \ \ \ \ | ||||||
| | | * | | | | | | | | | | Consistency | Eddie Hung | 2019-12-27 | 1 | -1/+1 | |
| | | * | | | | | | | | | | Update some abc9_arrival times, add abc9_required times | Eddie Hung | 2019-12-27 | 3 | -24/+220 | |
| | * | | | | | | | | | | | Add opt_lut_ins pass. (#1673) | Marcelina Kościelnicka | 2020-02-03 | 3 | -0/+3 | |
| | * | | | | | | | | | | | xilinx: use RAM32M/RAM64M for memories with two read ports | Marcin Kościelnicki | 2020-02-02 | 1 | -2/+2 | |
| | * | | | | | | | | | | | Merge pull request #1659 from YosysHQ/clifford/experimental | Claire Wolf | 2020-01-29 | 1 | -1/+1 | |
| | |\ \ \ \ \ \ \ \ \ \ \ | ||||||
| | | * | | | | | | | | | | | Add log_experimental() and experimental() API and "yosys -x" | Claire Wolf | 2020-01-27 | 1 | -1/+1 | |
| | * | | | | | | | | | | | | synth_xilinx: cleanup help | Eddie Hung | 2020-01-28 | 1 | -6/+4 | |
| | * | | | | | | | | | | | | synth_xilinx: fix help when no active_design; fixes #1664 | Eddie Hung | 2020-01-28 | 1 | -2/+3 | |
| | * | | | | | | | | | | | | xilinx: Add simulation model for DSP48 (Virtex 4). | Marcin Kościelnicki | 2020-01-29 | 6 | -45/+534 | |
| | * | | | | | | | | | | | | Merge pull request #1660 from YosysHQ/eddie/abc9_unpermute_luts | Eddie Hung | 2020-01-28 | 4 | -148/+100 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | | * | | | | | | | | | | | | Fix $lut input ordering -- SigSpec(std::initializer_list<>) is backwards | Eddie Hung | 2020-01-27 | 1 | -1/+1 | |
| | | * | | | | | | | | | | | | Import tests from #1628 | Eddie Hung | 2020-01-27 | 1 | -2/+2 | |
| | | * | | | | | | | | | | | | xilinx/ice40/ecp5: undo permuting LUT masks in lut_map | Eddie Hung | 2020-01-27 | 3 | -146/+98 | |
| | * | | | | | | | | | | | | | Fix unresolved conflict from #1573 | Eddie Hung | 2020-01-28 | 1 | -1/+1 | |
| | * | | | | | | | | | | | | | Merge pull request #1573 from YosysHQ/eddie/xilinx_tristate | N. Engelhardt | 2020-01-28 | 1 | -0/+3 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ | | |/ / / / / / / / / / / / | |/| | | | | | | | | | | | | ||||||
| | | * | | | | | | | | | | | | Duplicate tribuf call, credit to @mwkmwkmwk | Eddie Hung | 2019-12-13 | 1 | -1/+0 | |
| | | * | | | | | | | | | | | | synth_xilinx: error out if tristate without '-iopad' | Eddie Hung | 2019-12-12 | 1 | -0/+4 | |
| | * | | | | | | | | | | | | | Merge pull request #1619 from YosysHQ/eddie/abc9_refactor | Eddie Hung | 2020-01-27 | 1 | -8/+8 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ | | | |_|_|_|_|_|_|_|_|_|_|/ | | |/| | | | | | | | | | | | ||||||
| | | * | | | | | | | | | | | | Fix $__ABC9_ASYNC1 to output 1'b1 not 1'b0 | Eddie Hung | 2020-01-22 | 1 | -1/+1 | |
| | | * | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor | Eddie Hung | 2020-01-21 | 4 | -128/+98 | |
| | | |\ \ \ \ \ \ \ \ \ \ \ \ | | | |_|_|_|_|_|_|_|_|_|_|/ | | |/| | | | | | | | | | | | ||||||
| | | * | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor | Eddie Hung | 2020-01-15 | 1 | -1/+1 | |
| | | |\ \ \ \ \ \ \ \ \ \ \ \ | | | |_|_|_|_|_|_|_|_|_|_|/ | | |/| | | | | | | | | | | | ||||||
| | | * | | | | | | | | | | | | Adding (* techmap_autopurge *) to FD* in abc9_map.v | Eddie Hung | 2020-01-14 | 1 | -8/+8 | |
| | * | | | | | | | | | | | | | Merge pull request #1656 from YosysHQ/eddie/ice40_abc9_warnings | Eddie Hung | 2020-01-27 | 4 | -6/+10 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|/ / / / / / / / | |/| | | | | | | | | | | | | ||||||
| | | * | | | | | | | | | | | | ice40: reduce ABC9 internal fanout warnings with a param for CI->I3 | Eddie Hung | 2020-01-24 | 4 | -6/+10 | |
| | | | |_|/ / / / / / / / / | | |/| | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | ice40: add SB_SPRAM256KA arrival time | Eddie Hung | 2020-01-24 | 1 | -0/+1 | |
| | * | | | | | | | | | | | | Fix $__ABC9_ASYNC1 to output 1'b1 not 1'b0 | Eddie Hung | 2020-01-23 | 1 | -1/+1 | |
| | |/ / / / / / / / / / / | ||||||
| * | | | | | | | | | | | | Explicitly create separate $mux cells | Eddie Hung | 2020-01-21 | 1 | -2/+2 | |
| * | | | | | | | | | | | | Fix tests -- when Y_WIDTH is non-pow-2 | Eddie Hung | 2020-01-21 | 1 | -3/+4 | |
| * | | | | | | | | | | | | Move from +/shiftx2mux.v into +/techmap.v; cleanup | Eddie Hung | 2020-01-21 | 3 | -73/+69 | |
| * | | | | | | | | | | | | New techmap +/shiftx2mux.v which decomposes LSB first; better for ABC | Eddie Hung | 2020-01-21 | 2 | -0/+39 | |
| |/ / / / / / / / / / / | ||||||
| * | | | | | | | | | | | Merge pull request #1643 from YosysHQ/eddie/cleanup_arith_map | Eddie Hung | 2020-01-18 | 2 | -125/+88 | |
| |\ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | Deprecate `_CLB_CARRY from +/xilinx/arith_map.v since #1623 | Eddie Hung | 2020-01-17 | 2 | -119/+82 | |
| | * | | | | | | | | | | | +/xilinx/arith_map.v fix $lcu rule | Eddie Hung | 2020-01-17 | 1 | -6/+6 | |
| | | |/ / / / / / / / / | |/| | | | | | | | | | ||||||
| * | | | | | | | | | | | Merge pull request #1602 from niklasnisbeth/ice40-init-vals-warning | David Shah | 2020-01-18 | 1 | -2/+8 | |
| |\ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | ice40: Demote conflicting FF init values to a warning | Niklas Nisbeth | 2019-12-31 | 1 | -2/+8 | |
| | | |_|_|/ / / / / / / | |/| | | | | | | | | | ||||||
| * | | | | | | | | | | | synth_ice40: call wreduce before mul2dsp | Eddie Hung | 2020-01-17 | 1 | -1/+2 | |
| | |/ / / / / / / / / |/| | | | | | | | | | ||||||
| * | | | | | | | | | | Merge pull request #1636 from YosysHQ/eddie/fix_synth_xilinx_W | Miodrag Milanović | 2020-01-15 | 1 | -1/+1 | |
| |\ \ \ \ \ \ \ \ \ \ | |_|/ / / / / / / / |/| | | | | | | | | | ||||||
| | * | | | | | | | | | synth_xilinx: fix default W value for non-xc7 | Eddie Hung | 2020-01-14 | 1 | -1/+1 | |
| * | | | | | | | | | | Merge pull request #1623 from YosysHQ/mmicko/edif_attr | Miodrag Milanović | 2020-01-14 | 1 | -1/+1 | |
| |\ \ \ \ \ \ \ \ \ \ | |/ / / / / / / / / |/| | | | | | | | | | ||||||
| | * | | | | | | | | | Use CARRY4 for abc1 as well, preventing issues with Vivado | Miodrag Milanovic | 2020-01-10 | 1 | -1/+1 | |
| | | |_|_|_|_|_|/ / | |/| | | | | | | | ||||||
| * | | | | | | | | | Merge pull request #1620 from YosysHQ/eddie/abc9_scratchpad | Eddie Hung | 2020-01-13 | 1 | -4/+11 | |
| |\ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | Another conflict | Eddie Hung | 2020-01-11 | 1 | -1/+0 | |
| | * | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_scratchpad | Eddie Hung | 2020-01-11 | 1 | -2/+2 | |
| | |\ \ \ \ \ \ \ \ \ | | | |_|_|_|_|_|_|/ | | |/| | | | | | | | ||||||
| | * | | | | | | | | | synth_xilinx: synth_xilinx.abc9.xc7.W to replace XC7_WIRE_DELAY macro | Eddie Hung | 2020-01-10 | 1 | -4/+11 | |
| | | |/ / / / / / / | |/| | | | | | | | ||||||
| | * | | | | | | | | Fix abc9_xc7.box comments | Eddie Hung | 2020-01-07 | 1 | -7/+14 | |
| * | | | | | | | | | synth_ice40: -abc2 to always use `abc` even if `-abc9` | Eddie Hung | 2020-01-12 | 1 | -10/+10 | |
| | |/ / / / / / / |/| | | | | | | | ||||||
| * | | | | | | | | Fix abc9_xc7.box comments | Eddie Hung | 2020-01-07 | 1 | -7/+14 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |