iCE40/yosys - clone of https://github.com/YosysHQ/yosys

about summary refs log tree commit diff stats

path: root/techlibs/xilinx/cells_map.v

	Commit message (Expand)	Author	Age	Files	Lines
*	Various cleanups in xilinx techlib	Clifford Wolf	2015-01-18	1	-0/+84

git/openwrt/upstream/tree/target?h=old-master&id=24215346125214b18e1c85e56075884d813c39d9'>target/linux/ramips/patches-3.10/0014-MIPS-ralink-mt7620-add-spi-clock-definition.patch

blob: 16b89dc832a47681accfaa45ab4a61618add2e5c (plain)