| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Added hex constant support to write_verilog | Clifford Wolf | 2016-11-03 | 1 | -1/+1 | |
| | | ||||||
| * | Added initial version of "synth_gowin" | Clifford Wolf | 2016-11-01 | 4 | -0/+266 | |
![]() |
index : iCE40/yosys | |
| clone of https://github.com/YosysHQ/yosys |
| aboutsummaryrefslogtreecommitdiffstats |
| Commit message (Collapse) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| * | Added hex constant support to write_verilog | Clifford Wolf | 2016-11-03 | 1 | -1/+1 | |
| | | ||||||
| * | Added initial version of "synth_gowin" | Clifford Wolf | 2016-11-01 | 4 | -0/+266 | |