aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Expand)AuthorAgeFilesLines
...
* | | | GrammarEddie Hung2019-12-301-1/+1
* | | | Disable clock domain partitioning in Yosys pass, let ABC do itEddie Hung2019-12-231-6/+22
* | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-202-20/+19
|\| | |
| * | | Merge pull request #1585 from YosysHQ/eddie/fix_abc9_lutEddie Hung2019-12-201-19/+18
| |\ \ \
| | * | | Interpret "abc9 -lut" as lut string only if [0-9:]Eddie Hung2019-12-181-19/+18
| * | | | Merge pull request #1581 from YosysHQ/clifford/fix1565Eddie Hung2019-12-191-1/+1
| |\ \ \ \ | | |/ / / | |/| | |
| | * | | Fix sim for assignments with lhs<rhs size, fixes #1565Clifford Wolf2019-12-171-1/+1
* | | | | Split into $__ABC9_ASYNC[01], do not add cell->type to clkdomain_tEddie Hung2019-12-191-5/+5
* | | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-195-4/+245
|\| | | |
| * | | | Merge branch 'master' of github.com:YosysHQ/yosysEddie Hung2019-12-183-2/+147
| |\ \ \ \
| | * \ \ \ Merge pull request #1572 from nakengelhardt/scratchpad_passEddie Hung2019-12-182-0/+131
| | |\ \ \ \
| | | * | | | use extra_argsN. Engelhardt2019-12-181-1/+1
| | | * | | | add assert option to scratchpad commandN. Engelhardt2019-12-161-5/+44
| | | * | | | add periods and newlines to help messageN. Engelhardt2019-12-131-5/+5
| | | * | | | add test and make help message more verboseN. Engelhardt2019-12-121-1/+6
| | | * | | | add a command to read/modify scratchpad contentsN. Engelhardt2019-12-122-0/+87
| | | | |/ / | | | |/| |
| | * | | | xilinx: Add xilinx_dffopt pass (#1557)Marcin Kościelnicki2019-12-181-2/+16
| | | |/ / | | |/| |
| * / | | CleanupEddie Hung2019-12-171-11/+7
| |/ / /
| * | | Enforce non-existenceEddie Hung2019-12-161-0/+4
| * | | Update docEddie Hung2019-12-161-4/+6
| * | | More sloppiness, thanks @dh73 for spottingEddie Hung2019-12-161-4/+4
| * | | OopsEddie Hung2019-12-161-4/+1
| * | | Implement 'attributes' grammarEddie Hung2019-12-161-80/+88
| * | | Merge branch 'diego/memattr' of https://github.com/dh73/yosys into diego/memattrEddie Hung2019-12-161-1/+90
| |\ \ \
| | * | | Fixing compiler warning/issues. Moving test script to the correct placeDiego H2019-12-161-8/+8
| | * | | Merging attribute rules into a single match block; Adding testsDiego H2019-12-151-68/+80
| | * | | Refactoring memory attribute matching based on IEEE 1364.1 and Tool specificDiego H2019-12-131-0/+77
| | |/ /
| * / / Fix opt_expr.eqneq.cmpzero debug printAlyssa Milburn2019-12-151-1/+1
| |/ /
* | | Remove &verify -sEddie Hung2019-12-171-1/+1
* | | Use pool<> instead of std::set<> to preserver orderingEddie Hung2019-12-171-6/+6
* | | Put $__ABC9_{FF_,ASYNC} into same clock domain as abc9_flopEddie Hung2019-12-161-5/+27
* | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-121-8/+67
|\| |
| * | Merge pull request #1545 from YosysHQ/eddie/ice40_wrapcarry_attrEddie Hung2019-12-091-8/+67
| |\ \
| | * | ice40_wrapcarry -unwrap to preserve 'src' attributeEddie Hung2019-12-091-1/+9
| | * | -unwrap to create $lut not SB_LUT4 for opt_lutEddie Hung2019-12-091-7/+5
| | * | Sensitive to direct inst of $__ICE40_CARRY_WRAPPER; recreate SB_LUT4Eddie Hung2019-12-091-7/+11
| | * | ice40_wrapcarry to really preserve attributes via -unwrap optionEddie Hung2019-12-091-17/+55
| | * | Drop keep=0 attributes on SB_CARRYEddie Hung2019-12-061-0/+8
| | * | Merge SB_CARRY+SB_LUT4's attributes when creating $__ICE40_CARRY_WRAPPEREddie Hung2019-12-051-0/+1
| | * | ice40_wrapcarry to preserve SB_CARRY's attributesEddie Hung2019-12-031-0/+2
* | | | Merge remote-tracking branch 'origin/master' into xaig_dffEddie Hung2019-12-062-175/+137
|\| | |
| * | | iopadmap: Refactor and fix tristate buffer mapping. (#1527)Marcin Kościelnicki2019-12-041-146/+97
| |/ /
| * | abc9: Fix breaking of SCCsDavid Shah2019-12-011-29/+40
* | | Call abc9 with "&write -n", and parse_xaiger() to copeEddie Hung2019-12-061-2/+2
* | | Fix abc9 re-integration, remove abc9_control_wire, use cell->type asEddie Hung2019-12-061-39/+15
* | | abc9 to do clock partitioning againEddie Hung2019-12-051-37/+144
* | | Remove clkpartEddie Hung2019-12-052-309/+0
* | | Add assertionEddie Hung2019-12-031-0/+1
* | | Add abc9_init wire, attach to abc9_flop cellEddie Hung2019-12-031-2/+12
* | | CleanupEddie Hung2019-12-011-3/+2
generated by cgit v1.2.3 (git 2.25.1) at 2025-07-23 20:29:31 +0000