| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Do not rename non LUT cells in abc9 | Eddie Hung | 2019-06-21 | 1 | -11/+16 |
| | | |||||
| * | Fix gcc warning of potentially uninitialised | Eddie Hung | 2019-06-20 | 1 | -2/+2 |
| | | |||||
| * | Fix simple_abc9/generate test with 1'bx at MSB | Eddie Hung | 2019-06-20 | 1 | -1/+1 |
| | | |||||
| * | Merge remote-tracking branch 'origin/master' into xaig | Eddie Hung | 2019-06-20 | 8 | -11/+51 |
| |\ | |||||
| | * | Fix typo, fixes #1095 | Clifford Wolf | 2019-06-20 | 1 | -1/+1 |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | Improve shregmap help message, fixes #1113 | Clifford Wolf | 2019-06-20 | 1 | -0/+2 |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | Fix typo | Clifford Wolf | 2019-06-20 | 1 | -2/+2 |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| | * | Fixed the help summary line for a few commands | acw1251 | 2019-06-19 | 3 | -5/+5 |
| | | | |||||
| | * | Fix bug in #1078, add entry to CHANGELOG | Eddie Hung | 2019-06-19 | 1 | -3/+3 |
| | | | |||||
| | * | Use input default values in hierarchy pass | Clifford Wolf | 2019-06-19 | 1 | -0/+38 |
| | | | | | | | | | Signed-off-by: Clifford Wolf <clifford@clifford.at> | ||||
| * | | Do not call "setundef -zero" in abc9 | Eddie Hung | 2019-06-20 | 1 | -5/+2 |
| | | | |||||
| * | | &scorr before &sweep, remove &retime as recommended | Eddie Hung | 2019-06-17 | 1 | -1/+1 |
| | | | |||||
| * | | Copy not move parameters/attributes | Eddie Hung | 2019-06-17 | 1 | -3/+4 |
| | | | |||||
| * | | Fix leak removing cells during ABC integration; also preserve attr | Eddie Hung | 2019-06-17 | 1 | -25/+26 |
| | | | |||||
| * | | Re-enable &dc2 | Eddie Hung | 2019-06-17 | 1 | -1/+1 |
| | | | |||||
| * | | Cleanup | Eddie Hung | 2019-06-16 | 1 | -51/+7 |
| | | | |||||
| * | | Get rid of compiler warnings | Eddie Hung | 2019-06-14 | 1 | -5/+5 |
| | | | |||||
| * | | Update abc9 -D doc | Eddie Hung | 2019-06-14 | 1 | -1/+2 |
| | | | |||||
| * | | Enable "abc9 -D <num>" for timing-driven synthesis | Eddie Hung | 2019-06-14 | 1 | -9/+9 |
| | | | |||||
| * | | Further cleanup based on @daveshah1 | Eddie Hung | 2019-06-14 | 1 | -10/+0 |
| | | | |||||
| * | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaig | Eddie Hung | 2019-06-14 | 1 | -0/+9 |
| |\ \ | |||||
| | * | | ecp5: Add abc9 option | David Shah | 2019-06-14 | 1 | -0/+9 |
| | | | | | | | | | | | | | Signed-off-by: David Shah <dave@ds0.me> | ||||
| * | | | Remove extra semicolon | Eddie Hung | 2019-06-14 | 1 | -1/+1 |
| |/ / | |||||
| * | | Rip out all non FPGA stuff from abc9 | Eddie Hung | 2019-06-12 | 1 | -343/+111 |
| | | | |||||
| * | | Fix spelling | Eddie Hung | 2019-06-12 | 1 | -1/+1 |
| | | | |||||
| * | | Revert "For 'stat' do not count modules with abc_box_id" | Eddie Hung | 2019-06-12 | 1 | -3/+0 |
| | | | | | | | | | This reverts commit b89bb744529fc8a5e4cd38522f86a797117f2abc. | ||||
| * | | Be more precise when connecting during ABC9 re-integration | Eddie Hung | 2019-06-12 | 1 | -1/+3 |
| | | | |||||
| * | | Remove hacky wideports_split from abc9 | Eddie Hung | 2019-06-12 | 1 | -52/+4 |
| | | | |||||
| * | | Fix compile errors when #if 1 for debug | Eddie Hung | 2019-06-12 | 1 | -7/+8 |
| | | | |||||
| * | | Do not call abc9 if no outputs | Eddie Hung | 2019-06-12 | 1 | -54/+65 |
| | | | |||||
| * | | More write_xaiger cleanup | Eddie Hung | 2019-06-12 | 1 | -1/+1 |
| | | | |||||
| * | | Consistency | Eddie Hung | 2019-06-12 | 1 | -1/+1 |
| | | | |||||
| * | | Merge branch 'xc7mux' into xaig | Eddie Hung | 2019-06-12 | 1 | -1/+1 |
| |\ \ | |||||
| | * | | Typo: wire delay is -W argument | Eddie Hung | 2019-06-12 | 1 | -1/+1 |
| | | | | |||||
| * | | | Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into ↵ | Eddie Hung | 2019-06-12 | 1 | -6/+3 |
| | | | | | | | | | | | | | | | | | | | | | | xc7mux" This reverts commit a138381ac3f2c820d187f08531ffd823d6cbcfd5, reversing changes made to b77c5da76919f7f99f171a0a2775896fbc8debc2. | ||||
| * | | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux" | Eddie Hung | 2019-06-12 | 2 | -267/+0 |
| | | | | | | | | | | | | | | | | This reverts commit eaee250a6e63e58dfef63fa30c4120db78223e24, reversing changes made to 935df3569b4677ac38041ff01a2f67185681f4e3. | ||||
| * | | | Revert "Merge remote-tracking branch 'origin/eddie/muxpack' into xc7mux" | Eddie Hung | 2019-06-12 | 1 | -14/+10 |
| | | | | | | | | | | | | | | | | This reverts commit 2223ca91b0cc559bb876e8e97372a8f77da1603e, reversing changes made to eaee250a6e63e58dfef63fa30c4120db78223e24. | ||||
| * | | | Retry "Add "-W' wire delay arg to abc9, use from synth_xilinx" | Eddie Hung | 2019-06-12 | 1 | -5/+13 |
| | | | | |||||
| * | | | Revert "Add "-W' wire delay arg to abc9, use from synth_xilinx" | Eddie Hung | 2019-06-12 | 1 | -13/+5 |
| |/ / | | | | | | | This reverts commit 2dffa4685b830313204f5d04314a14ed6ecac8ec. | ||||
| * | | Add "-W' wire delay arg to abc9, use from synth_xilinx | Eddie Hung | 2019-06-11 | 1 | -5/+13 |
| | | | |||||
| * | | Revert "Merge remote-tracking branch 'origin/eddie/shregmap_improve' into ↵ | Eddie Hung | 2019-06-11 | 1 | -15/+10 |
| | | | | | | | | | | | | | | | xc7mux" This reverts commit 5174082208ef9bea22ad1ba62622947375b3e83b, reversing changes made to 54379f9872ba3abdf5328994abcf5abfc7288c6b. | ||||
| * | | Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7mux | Eddie Hung | 2019-06-11 | 1 | -10/+15 |
| |\ \ | |||||
| | * | | Try way that doesn't involve creating a new wire | Eddie Hung | 2019-06-11 | 1 | -10/+15 |
| | | | | |||||
| * | | | Merge remote-tracking branch 'origin/eddie/shregmap_improve' into xc7mux | Eddie Hung | 2019-06-10 | 1 | -3/+6 |
| |\| | | |||||
| | * | | If d_bit already in sigbit_chain_next, create extra wire | Eddie Hung | 2019-06-10 | 1 | -3/+6 |
| | |/ | |||||
| | * | Allow muxcover costs to be changed | Eddie Hung | 2019-06-07 | 1 | -12/+42 |
| | | | |||||
| * | | Revert "Rename shregmap -tech xilinx -> xilinx_dynamic" | Eddie Hung | 2019-06-10 | 1 | -4/+4 |
| | | | | | | | | | This reverts commit 94a5f4e60985fc1e3fea75eec85638fa29874bea. | ||||
| * | | Revert "shregmap -tech xilinx_dynamic to work -params and -enpol" | Eddie Hung | 2019-06-10 | 1 | -26/+6 |
| | | | | | | | | | This reverts commit 45d1bdf83ae6d51628e917b66f1b6043c8a3baee. | ||||
| * | | Revert "Refactor to ShregmapTechXilinx7Static" | Eddie Hung | 2019-06-10 | 1 | -86/+46 |
| | | | | | | | | | This reverts commit e1e37db86073e545269ff440da77f57135e8b155. | ||||
| * | | Revert "Add -tech xilinx_static" | Eddie Hung | 2019-06-10 | 1 | -13/+2 |
| | | | | | | | | | This reverts commit dfe9d95579ab98d7518d40e427af858243de4eb3. | ||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |