aboutsummaryrefslogtreecommitdiffstats
path: root/passes
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | | | attribute -> attrEddie Hung2019-08-211-4/+4
| * | | | | | | | Use Cell::has_keep_attribute()Eddie Hung2019-08-211-4/+4
| * | | | | | | | xilinx_srl to support FDRE and FDRE_1Eddie Hung2019-08-212-10/+73
| * | | | | | | | Fix polarity of EN_POLEddie Hung2019-08-211-2/+2
| * | | | | | | | Add CLKPOL == 0Eddie Hung2019-08-211-0/+2
| * | | | | | | | Reject if not minlen from inside pattern matcherEddie Hung2019-08-212-8/+11
| * | | | | | | | Get wire via SigBitEddie Hung2019-08-211-4/+4
| * | | | | | | | Respect \keep on cells or wiresEddie Hung2019-08-211-2/+10
| * | | | | | | | Add init supportEddie Hung2019-08-211-2/+11
| * | | | | | | | Fix spacingEddie Hung2019-08-211-2/+2
| * | | | | | | | Initial progress on xilinx_srlEddie Hung2019-08-213-0/+213
* | | | | | | | | New pmgen requires explicit acceptEddie Hung2019-08-301-0/+2
* | | | | | | | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dspEddie Hung2019-08-3015-135/+809
|\ \ \ \ \ \ \ \ \
| * \ \ \ \ \ \ \ \ Merge branch 'master' into xc7dspDavid Shah2019-08-3061-2408/+4549
| |\ \ \ \ \ \ \ \ \ | | | |_|_|_|_|_|/ / | | |/| | | | | | |
| | * | | | | | | | Fix typo that's gone unnoticed for 5 months!?!Eddie Hung2019-08-291-1/+1
| | | |_|_|_|_|_|/ | | |/| | | | | |
| | * | | | | | | Merge pull request #1334 from YosysHQ/clifford/async2synclatchEddie Hung2019-08-281-1/+36
| | |\ \ \ \ \ \ \ | | | |_|_|_|_|_|/ | | |/| | | | | |
| | | * | | | | | Add $dlatch support to async2syncClifford Wolf2019-08-281-1/+36
| | * | | | | | | Fix typoClifford Wolf2019-08-281-2/+2
| | * | | | | | | Add "paramap" passClifford Wolf2019-08-281-67/+118
| | |/ / / / / /
| | * | | | | | Merge pull request #1325 from YosysHQ/eddie/sat_initClifford Wolf2019-08-281-1/+1
| | |\ \ \ \ \ \
| | | * | | | | | Ignore all 1'bx in (* init *)Eddie Hung2019-08-271-3/+1
| | | * | | | | | In sat: 'x' in init attr should not override constantEddie Hung2019-08-221-0/+2
| | | | |_|_|/ / | | | |/| | | |
| | * | | | | | improve clkbuf_inhibit propagation upwards through hierarchyMarcin Kościelnicki2019-08-271-1/+12
| | * | | | | | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-264-32/+279
| | |\ \ \ \ \ \
| | | * | | | | | indo -> intoEddie Hung2019-08-231-1/+1
| | | | |_|_|_|/ | | | |/| | | |
| | | * | | | | Fix port hanlding in pmgenClifford Wolf2019-08-231-4/+3
| | | * | | | | Add pmgen slices and choicesClifford Wolf2019-08-234-28/+276
| | | |/ / / /
| | * | | | | clkbufmap to only check clkbuf_inhibit if no selection givenEddie Hung2019-08-231-5/+18
| | * | | | | Review comment from @cliffordwolfEddie Hung2019-08-231-1/+2
| | * | | | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-2348-768/+2262
| | |\| | | |
| | | * | | | SpellingEddie Hung2019-08-221-2/+2
| | | | |_|/ | | | |/| |
| | | * | | Merge pull request #1317 from YosysHQ/eddie/opt_expr_shiftxEddie Hung2019-08-221-4/+26
| | | |\ \ \ | | | | |_|/ | | | |/| |
| | | | * | Copy-paste typoEddie Hung2019-08-221-1/+1
| | | | * | Respect opt_expr -keepdc as per @cliffordwolfEddie Hung2019-08-221-1/+1
| | | | * | Handle $shift and Y_WIDTH > 1 as per @cliffordwolfEddie Hung2019-08-221-4/+8
| | | | * | Add cover()Eddie Hung2019-08-221-0/+1
| | | | * | Canonical formEddie Hung2019-08-221-5/+5
| | | | * | opt_expr to trim A port of $shiftx if Y_WIDTH == 1Eddie Hung2019-08-211-0/+17
| | | | |/
| | | * / Fix test_pmgen depsMiodrag Milanovic2019-08-211-1/+1
| | | |/
| | | * Merge pull request #1314 from YosysHQ/eddie/fix_techmapClifford Wolf2019-08-211-4/+6
| | | |\
| | | | * GrammarEddie Hung2019-08-201-1/+1
| | | | * techmap -max_iter to apply to each module individuallyEddie Hung2019-08-201-4/+6
| | | * | Fix copy-paste typoEddie Hung2019-08-201-1/+1
| | | |/
| | * | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-1641-2157/+2152
| | |\ \
| | * | | move attributes to wiresMarcin Kościelnicki2019-08-132-28/+9
| | * | | review fixesMarcin Kościelnicki2019-08-132-29/+4
| | * | | Add clock buffer insertion pass, improve iopadmap.Marcin Kościelnicki2019-08-133-20/+356
* | | | | Fix compile errorEddie Hung2019-08-202-8/+14
* | | | | Merge remote-tracking branch 'origin/master' into xc7dspEddie Hung2019-08-2055-1644/+3111
|\ \ \ \ \ | | |_|_|/ | |/| | |
| * | | | Merge pull request #1304 from YosysHQ/eddie/abc9_refactorEddie Hung2019-08-201-43/+80
| |\ \ \ \