| Commit message (Expand) | Author | Age | Files | Lines |
... | |
| * | | | | | | | | | | Count $_NOT_ cells turned into $luts | Eddie Hung | 2019-07-11 | 1 | -7/+2 |
| * | | | | | | | | | | WIP for fixing partitioning, temporarily do not partition | Eddie Hung | 2019-07-11 | 1 | -12/+34 |
| * | | | | | | | | | | write_verilog with *.v extension | Eddie Hung | 2019-07-10 | 1 | -1/+1 |
| * | | | | | | | | | | Remove -retime from abc9, revert to abc behav with separate clock/en domains | Eddie Hung | 2019-07-10 | 1 | -29/+61 |
| * | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-07-10 | 2 | -8/+22 |
| |\ \ \ \ \ \ \ \ \ \ |
|
| * | | | | | | | | | | | Also remove $__ABC_FF_ | Eddie Hung | 2019-07-01 | 1 | -1/+1 |
| * | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-07-01 | 4 | -91/+232 |
| |\ \ \ \ \ \ \ \ \ \ \ |
|
| * | | | | | | | | | | | | Cleanup | Eddie Hung | 2019-06-17 | 1 | -3/+3 |
| * | | | | | | | | | | | | Merge branch 'xaig' into xaig_dff | Eddie Hung | 2019-06-17 | 1 | -1/+1 |
| |\ \ \ \ \ \ \ \ \ \ \ \ |
|
| * \ \ \ \ \ \ \ \ \ \ \ \ | Merge branch 'xaig' into xaig_dff | Eddie Hung | 2019-06-17 | 1 | -3/+4 |
| |\ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| * \ \ \ \ \ \ \ \ \ \ \ \ \ | Merge branch 'xaig' into xaig_dff | Eddie Hung | 2019-06-17 | 1 | -23/+26 |
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| * \ \ \ \ \ \ \ \ \ \ \ \ \ \ | Merge remote-tracking branch 'origin/xaig' into xaig_dff | Eddie Hung | 2019-06-17 | 1 | -1/+1 |
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| * | | | | | | | | | | | | | | | | Cleanup | Eddie Hung | 2019-06-15 | 1 | -40/+7 |
| * | | | | | | | | | | | | | | | | abc9 to recover_init by default | Eddie Hung | 2019-06-15 | 1 | -11/+6 |
| * | | | | | | | | | | | | | | | | Do not treat $__ABC_FF_ as a user cell | Eddie Hung | 2019-06-15 | 1 | -21/+6 |
| * | | | | | | | | | | | | | | | | Cleanup | Eddie Hung | 2019-06-15 | 1 | -10/+7 |
| * | | | | | | | | | | | | | | | | Use $__ABC_FF_ instead of $_FF_ | Eddie Hung | 2019-06-15 | 1 | -13/+21 |
| * | | | | | | | | | | | | | | | | Fix initialisation of flops | Eddie Hung | 2019-06-15 | 1 | -2/+3 |
| * | | | | | | | | | | | | | | | | Map to $_FF_ instead of $_DFF_P_ to prevent recursion issues | Eddie Hung | 2019-06-15 | 1 | -13/+13 |
| * | | | | | | | | | | | | | | | | For now, short $_DFF_[NP]_ from ff_map.v at re-integration | Eddie Hung | 2019-06-15 | 1 | -0/+8 |
* | | | | | | | | | | | | | | | | | Rename conflicting wires on flatten/techmap, add "hierconn" attribute, fixes ... | Clifford Wolf | 2019-09-05 | 1 | -8/+24 |
* | | | | | | | | | | | | | | | | | Add flatten handling of pre-existing wires as created by interfaces, fixes #1145 | Clifford Wolf | 2019-09-05 | 1 | -8/+20 |
| |_|_|_|_|_|_|_|_|_|_|_|_|_|_|/
|/| | | | | | | | | | | | | | | |
|
* | | | | | | | | | | | | | | | | Merge pull request #1340 from YosysHQ/eddie/abc_no_clean | Eddie Hung | 2019-08-30 | 1 | -16/+10 |
|\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| * | | | | | | | | | | | | | | | | Output has priority over input when stitching in abc9 | Eddie Hung | 2019-08-29 | 1 | -13/+10 |
| * | | | | | | | | | | | | | | | | abc9 to not call "clean" at end of run (often called outside) | Eddie Hung | 2019-08-29 | 1 | -3/+0 |
| | |_|_|_|_|_|_|_|_|_|_|_|_|_|/
| |/| | | | | | | | | | | | | | |
|
* | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/xilinx_srl | Eddie Hung | 2019-08-30 | 1 | -1/+1 |
|\| | | | | | | | | | | | | | |
| |_|_|_|_|_|_|_|_|_|_|_|_|_|/
|/| | | | | | | | | | | | | | |
|
| * | | | | | | | | | | | | | | Fix typo that's gone unnoticed for 5 months!?! | Eddie Hung | 2019-08-29 | 1 | -1/+1 |
| | |_|_|_|_|_|_|_|_|_|_|_|/
| |/| | | | | | | | | | | | |
|
* | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/xilinx_srl | Eddie Hung | 2019-08-28 | 4 | -88/+456 |
|\| | | | | | | | | | | | | |
|
| * | | | | | | | | | | | | | Fix typo | Clifford Wolf | 2019-08-28 | 1 | -2/+2 |
| * | | | | | | | | | | | | | Add "paramap" pass | Clifford Wolf | 2019-08-28 | 1 | -67/+118 |
| * | | | | | | | | | | | | | improve clkbuf_inhibit propagation upwards through hierarchy | Marcin Kościelnicki | 2019-08-27 | 1 | -1/+12 |
| * | | | | | | | | | | | | | clkbufmap to only check clkbuf_inhibit if no selection given | Eddie Hung | 2019-08-23 | 1 | -5/+18 |
| * | | | | | | | | | | | | | Review comment from @cliffordwolf | Eddie Hung | 2019-08-23 | 1 | -1/+2 |
| * | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-23 | 20 | -311/+350 |
| |\ \ \ \ \ \ \ \ \ \ \ \ \
| | | |_|_|_|_|_|_|_|_|_|_|/
| | |/| | | | | | | | | | | |
|
| * | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmap | Eddie Hung | 2019-08-16 | 26 | -1135/+1130 |
| |\ \ \ \ \ \ \ \ \ \ \ \ \ |
|
| * | | | | | | | | | | | | | | move attributes to wires | Marcin Kościelnicki | 2019-08-13 | 2 | -28/+9 |
| * | | | | | | | | | | | | | | review fixes | Marcin Kościelnicki | 2019-08-13 | 2 | -29/+4 |
| * | | | | | | | | | | | | | | Add clock buffer insertion pass, improve iopadmap. | Marcin Kościelnicki | 2019-08-13 | 3 | -20/+356 |
* | | | | | | | | | | | | | | | Actually, there might not be any harm in updating sigmap... | Eddie Hung | 2019-08-22 | 1 | -3/+1 |
* | | | | | | | | | | | | | | | Add comment as per @cliffordwolf | Eddie Hung | 2019-08-22 | 1 | -0/+11 |
* | | | | | | | | | | | | | | | Revert "Try way that doesn't involve creating a new wire" | Eddie Hung | 2019-08-22 | 1 | -15/+10 |
* | | | | | | | | | | | | | | | Try way that doesn't involve creating a new wire | Eddie Hung | 2019-08-22 | 1 | -10/+15 |
* | | | | | | | | | | | | | | | If d_bit already in sigbit_chain_next, create extra wire | Eddie Hung | 2019-08-22 | 1 | -3/+6 |
* | | | | | | | | | | | | | | | Remove `shregmap -tech xilinx` additions | Eddie Hung | 2019-08-22 | 1 | -189/+8 |
| |_|/ / / / / / / / / / / /
|/| | | | | | | | | | | | | |
|
* | | | | | | | | | | | | | | Grammar | Eddie Hung | 2019-08-20 | 1 | -1/+1 |
* | | | | | | | | | | | | | | techmap -max_iter to apply to each module individually | Eddie Hung | 2019-08-20 | 1 | -4/+6 |
| |_|_|_|_|_|_|_|_|_|_|_|/
|/| | | | | | | | | | | | |
|
* | | | | | | | | | | | | | Merge pull request #1304 from YosysHQ/eddie/abc9_refactor | Eddie Hung | 2019-08-20 | 1 | -43/+80 |
|\ \ \ \ \ \ \ \ \ \ \ \ \
| |_|_|_|_|_|_|_|_|_|_|_|/
|/| | | | | | | | | | | | |
|
| * | | | | | | | | | | | | Unify abc_carry_{in,out} into abc_carry and use port dir, as @mithro | Eddie Hung | 2019-08-19 | 1 | -6/+6 |
| | |_|_|_|_|_|_|_|_|/ /
| |/| | | | | | | | | | |
|
| * | | | | | | | | | | | Use ID() | Eddie Hung | 2019-08-16 | 1 | -3/+3 |
| * | | | | | | | | | | | Compute abc_scc_break and move CI/CO outside of each abc9 | Eddie Hung | 2019-08-16 | 1 | -43/+80 |
| | |/ / / / / / / / /
| |/| | | | | | | | | |
|