Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Using log_assert() instead of assert() | Clifford Wolf | 2014-07-28 | 1 | -1/+1 |
| | |||||
* | Using new obj iterator API in a few places | Clifford Wolf | 2014-07-27 | 1 | -5/+5 |
| | |||||
* | Refactoring: Renamed RTLIL::Design::modules to modules_ | Clifford Wolf | 2014-07-27 | 1 | -1/+1 |
| | |||||
* | Replaced more old SigChunk programming patterns | Clifford Wolf | 2014-07-24 | 1 | -10/+9 |
| | |||||
* | Removed RTLIL::SigSpec::optimize() | Clifford Wolf | 2014-07-23 | 1 | -2/+0 |
| | |||||
* | SigSpec refactoring: using the accessor functions everywhere | Clifford Wolf | 2014-07-22 | 1 | -6/+6 |
| | |||||
* | SigSpec refactoring: renamed chunks and width to __chunks and __width | Clifford Wolf | 2014-07-22 | 1 | -6/+6 |
| | |||||
* | Major improvements in mem2reg and added "init" sync rules | Clifford Wolf | 2013-11-21 | 1 | -0/+114 |