Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | | Merge remote-tracking branch 'origin/master' into eddie/xilinx_srl | Eddie Hung | 2019-08-22 | 1 | -1/+1 | |
| |\ \ | ||||||
| * | | | Reuse var | Eddie Hung | 2019-08-21 | 1 | -1/+1 | |
| * | | | Revert "Trim shiftx_width when upper bits are 1'bx" | Eddie Hung | 2019-08-21 | 1 | -6/+1 | |
| * | | | Trim shiftx_width when upper bits are 1'bx | Eddie Hung | 2019-08-21 | 1 | -1/+6 | |
| * | | | Add comment | Eddie Hung | 2019-08-21 | 1 | -0/+4 | |
| * | | | Add variable length support to xilinx_srl | Eddie Hung | 2019-08-21 | 2 | -14/+164 | |
| * | | | Rename pattern to fixed | Eddie Hung | 2019-08-21 | 2 | -10/+10 | |
| * | | | attribute -> attr | Eddie Hung | 2019-08-21 | 1 | -4/+4 | |
| * | | | Use Cell::has_keep_attribute() | Eddie Hung | 2019-08-21 | 1 | -4/+4 | |
| * | | | xilinx_srl to support FDRE and FDRE_1 | Eddie Hung | 2019-08-21 | 2 | -10/+73 | |
| * | | | Fix polarity of EN_POL | Eddie Hung | 2019-08-21 | 1 | -2/+2 | |
| * | | | Add CLKPOL == 0 | Eddie Hung | 2019-08-21 | 1 | -0/+2 | |
| * | | | Reject if not minlen from inside pattern matcher | Eddie Hung | 2019-08-21 | 2 | -8/+11 | |
| * | | | Get wire via SigBit | Eddie Hung | 2019-08-21 | 1 | -4/+4 | |
| * | | | Respect \keep on cells or wires | Eddie Hung | 2019-08-21 | 1 | -2/+10 | |
| * | | | Add init support | Eddie Hung | 2019-08-21 | 1 | -2/+11 | |
| * | | | Fix spacing | Eddie Hung | 2019-08-21 | 1 | -2/+2 | |
| * | | | Initial progress on xilinx_srl | Eddie Hung | 2019-08-21 | 3 | -0/+213 | |
* | | | | New pmgen requires explicit accept | Eddie Hung | 2019-08-30 | 1 | -0/+2 | |
* | | | | Merge branch 'xc7dsp' of github.com:YosysHQ/yosys into xc7dsp | Eddie Hung | 2019-08-30 | 5 | -34/+281 | |
|\ \ \ \ | ||||||
| * \ \ \ | Merge branch 'master' into xc7dsp | David Shah | 2019-08-30 | 10 | -102/+1131 | |
| |\ \ \ \ | ||||||
| | * | | | | indo -> into | Eddie Hung | 2019-08-23 | 1 | -1/+1 | |
| | | |_|/ | | |/| | | ||||||
| | * | | | Fix port hanlding in pmgen | Clifford Wolf | 2019-08-23 | 1 | -4/+3 | |
| | * | | | Add pmgen slices and choices | Clifford Wolf | 2019-08-23 | 4 | -28/+276 | |
| | | |/ | | |/| | ||||||
| | * | | Fix test_pmgen deps | Miodrag Milanovic | 2019-08-21 | 1 | -1/+1 | |
| | |/ | ||||||
| | * | Fix copy-paste typo | Eddie Hung | 2019-08-20 | 1 | -1/+1 | |
* | | | Fix compile error | Eddie Hung | 2019-08-20 | 2 | -8/+14 | |
* | | | Merge remote-tracking branch 'origin/master' into xc7dsp | Eddie Hung | 2019-08-20 | 10 | -90/+872 | |
|\ \ \ | | |/ | |/| | ||||||
| * | | Merge branch 'master' into clifford/pmgen | Clifford Wolf | 2019-08-20 | 1 | -3/+1 | |
| |\ \ | ||||||
| | * | | Ignore all generated headers for pmgen pass | Miodrag Milanovic | 2019-08-18 | 1 | -2/+1 | |
| * | | | Merge branch 'master' of github.com:YosysHQ/yosys into clifford/pmgen | Clifford Wolf | 2019-08-19 | 3 | -2/+109 | |
| |\| | | ||||||
| | * | | Revert "Merge pull request #1280 from YosysHQ/revert-1266-eddie/ice40_full_ad... | Eddie Hung | 2019-08-12 | 3 | -0/+111 | |
| * | | | Refactor pmgen rollback mechanism | Clifford Wolf | 2019-08-17 | 1 | -32/+21 | |
| * | | | Improvements in "test_pmgen -generate" | Clifford Wolf | 2019-08-17 | 1 | -3/+23 | |
| * | | | Add pmgen "fallthrough" statement | Clifford Wolf | 2019-08-17 | 2 | -3/+17 | |
| * | | | Add help() call | Eddie Hung | 2019-08-16 | 1 | -0/+1 | |
| * | | | Minor bugfix in "test_pmgen -generate" | Clifford Wolf | 2019-08-16 | 1 | -1/+1 | |
| * | | | Add pmgen finish statement, return number of matches | Clifford Wolf | 2019-08-16 | 4 | -82/+116 | |
| * | | | Redesign pmgen backtracking for recursive matching | Clifford Wolf | 2019-08-16 | 2 | -33/+38 | |
| * | | | Add pmgen "generate" feature | Clifford Wolf | 2019-08-16 | 3 | -13/+208 | |
| * | | | Refactor demo_reduce into test_pmgen | Clifford Wolf | 2019-08-16 | 4 | -14/+83 | |
| * | | | Add doc for pmgen semioptional statement, Add pmgen changes to CHANGELOG | Clifford Wolf | 2019-08-15 | 1 | -0/+3 | |
| * | | | Update pmgen documentation | Clifford Wolf | 2019-08-15 | 1 | -4/+58 | |
| * | | | Change pmgen default rule to reject, switch peepopt behavior to accept | Clifford Wolf | 2019-08-15 | 5 | -7/+5 | |
| * | | | Add demo_reduce pass to demonstrace recursive pattern matching | Clifford Wolf | 2019-08-15 | 4 | -0/+187 | |
| * | | | Improvements in pmgen for recursive patterns | Clifford Wolf | 2019-08-15 | 4 | -26/+132 | |
| |/ / | ||||||
| * | | Revert "Wrap SB_LUT+SB_CARRY into $__ICE40_CARRY_WRAPPER" | David Shah | 2019-08-10 | 3 | -111/+0 | |
| * | | Add ice40_wrapcarry pass, rename $__ICE40_FULL_ADDER -> CARRY_WRAPPER | Eddie Hung | 2019-08-07 | 3 | -0/+111 | |
* | | | xilinx_dsp to be sensitive to keep attribute | Eddie Hung | 2019-08-15 | 1 | -1/+14 | |
* | | | Simplify | Eddie Hung | 2019-08-15 | 1 | -4/+2 |