iCE40/yosys - [no description]

	Commit message (Collapse)	Author	Age	Files	Lines
*	opt_lut: new pass, to combine LUTs for tighter packing.	whitequark	2018-12-05	1	-0/+1
\|
*	Minor changes to opt_demorgan requested during code review	Andrew Zonenberg	2017-09-14	1	-2/+2
\|
*	Initial version of opt_demorgan is functioning for AND/OR gates. Not the ↵	Andrew Zonenberg	2017-09-12	1	-0/+1
\| \| \| \|	prettiest results for bus inputs, but this can be improved
*	Updated Makefile to reflect opt_rmports being renamed to rmports	Andrew Zonenberg	2017-08-14	1	-1/+1
\|
*	Added opt_rmports pass (remove unconnected ports from top-level modules)	Andrew Zonenberg	2017-08-14	1	-0/+1
\|
*	Renamed opt_share to opt_merge	Clifford Wolf	2016-03-31	1	-1/+1
\|
*	Renamed opt_const to opt_expr	Clifford Wolf	2016-03-31	1	-1/+1
\|
*	Fixed trailing whitespaces	Clifford Wolf	2015-07-02	1	-2/+2
\|
*	Fixed build with SMALL=1	Clifford Wolf	2014-12-30	1	-0/+3
\|
*	Moved "share" and "wreduce" to passes/opt/	Clifford Wolf	2014-09-01	1	-0/+2
\|
*	Renamed opt_rmunused to opt_clean	Clifford Wolf	2013-06-05	1	-1/+1
\|
*	initial import	Clifford Wolf	2013-01-05	1	-0/+9