Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | Add $_ANDNOT_ and $_ORNOT_ gates | Clifford Wolf | 2017-05-17 | 5 | -14/+36 |
| | |||||
* | Add <modname>_init() function generator to simpleC back-end | Clifford Wolf | 2017-05-16 | 2 | -88/+152 |
| | |||||
* | Improve simplec back-end | Clifford Wolf | 2017-05-16 | 1 | -1/+1 |
| | |||||
* | Improve simplec back-end | Clifford Wolf | 2017-05-15 | 1 | -42/+44 |
| | |||||
* | Improve simplec back-end | Clifford Wolf | 2017-05-14 | 3 | -3/+49 |
| | |||||
* | Improve simplec back-end | Clifford Wolf | 2017-05-13 | 1 | -25/+60 |
| | |||||
* | Improve simplec back-end | Clifford Wolf | 2017-05-12 | 3 | -12/+78 |
| | |||||
* | Added support for more gate types to simplec back-end | Clifford Wolf | 2017-05-12 | 1 | -1/+88 |
| | |||||
* | Add first draft of simple C back-end | Clifford Wolf | 2017-05-12 | 6 | -0/+623 |
| | |||||
* | Fix boolector support in yosys-smtbmc | Clifford Wolf | 2017-05-08 | 1 | -18/+18 |
| | |||||
* | Add "write_smt2 -stdt" mode | Clifford Wolf | 2017-03-20 | 2 | -37/+84 |
| | |||||
* | Add generation of logic cells to EDIF back-end runtest.py | Clifford Wolf | 2017-03-19 | 1 | -2/+6 |
| | |||||
* | Fix EDIF: portRef member 0 is always the MSB bit | Clifford Wolf | 2017-03-19 | 2 | -13/+14 |
| | |||||
* | Add simple EDIF test case generator and checker | Clifford Wolf | 2017-03-18 | 1 | -0/+113 |
| | |||||
* | Improve smt2 encodings of assert/assume/cover, better wire_smt2 help msg | Clifford Wolf | 2017-03-04 | 2 | -33/+87 |
| | |||||
* | Add write_aiger $anyseq support | Clifford Wolf | 2017-03-02 | 1 | -0/+7 |
| | |||||
* | Use hex addresses in smtbmc vcd mem traces | Clifford Wolf | 2017-02-28 | 1 | -1/+1 |
| | |||||
* | Add smtbmc support for memory vcd dumping | Clifford Wolf | 2017-02-26 | 1 | -0/+98 |
| | |||||
* | Fix extra newline bug in write_smt2 | Clifford Wolf | 2017-02-26 | 1 | -1/+1 |
| | |||||
* | Fix bug in smtio unroll code | Clifford Wolf | 2017-02-26 | 1 | -3/+2 |
| | |||||
* | Fix assert checking in "yosys-smtbmc -c --append" | Clifford Wolf | 2017-02-26 | 1 | -1/+1 |
| | |||||
* | Improve (and fix for stbv mode) SMT2 memory API | Clifford Wolf | 2017-02-26 | 3 | -47/+51 |
| | |||||
* | Add support for "yosys-smtbmc -c --append" | Clifford Wolf | 2017-02-25 | 1 | -1/+13 |
| | |||||
* | Improve "write_edif" help message | Clifford Wolf | 2017-02-25 | 1 | -7/+2 |
| | |||||
* | Move EdifNames out of double-private namespace | Clifford Wolf | 2017-02-25 | 1 | -48/+45 |
| | |||||
* | Clean up edif code, swap bit indexing of "upto" ports | Clifford Wolf | 2017-02-25 | 1 | -17/+35 |
| | |||||
* | Merge branch 'master' of https://github.com/klammerj/yosys into klammerj-master | Clifford Wolf | 2017-02-25 | 1 | -6/+46 |
|\ | |||||
| * | Did as you requested, /but/... | Johann Klammer | 2017-02-24 | 1 | -45/+29 |
| | | | | | | | | Now the nets are wired in reverse again because the netlister still uses zero-based indices. | ||||
| * | add options for edif flavors | Johann Klammer | 2017-02-23 | 1 | -4/+60 |
| | | | | | | | | | | | | *to force renames on wide ports *to choose array delimiters *to choose up or downwards indices | ||||
* | | Add $live and $fair support to AIGER back-end. | Clifford Wolf | 2017-02-25 | 1 | -8/+104 |
| | | |||||
* | | Add "write_smt2 -stbv" | Clifford Wolf | 2017-02-24 | 3 | -49/+179 |
| | | |||||
* | | Add SMT2 statebv mode (inactive for now) | Clifford Wolf | 2017-02-24 | 1 | -20/+47 |
|/ | |||||
* | Add "yosys-smtbmc -S <opt>" | Clifford Wolf | 2017-02-19 | 1 | -7/+18 |
| | |||||
* | Add warning about x/z bits left unconnected in EDIF output | Clifford Wolf | 2017-02-14 | 1 | -2/+5 |
| | |||||
* | More progress on Firrtl backend. | Adam Izraelevitz | 2017-02-13 | 3 | -27/+181 |
| | | | | | Chisel -> Firrtl -> Verilog -> Firrtl -> Verilog is successful for a simple rocket-chip design. | ||||
* | Add assert check in "yosys-smtbmc -c" | Clifford Wolf | 2017-02-04 | 1 | -7/+28 |
| | |||||
* | Improve yosys-smtbmc cover() support | Clifford Wolf | 2017-02-04 | 1 | -5/+19 |
| | |||||
* | Partially implement cover() support in yosys-smtbmc | Clifford Wolf | 2017-02-04 | 3 | -4/+97 |
| | |||||
* | Further improve cover() support | Clifford Wolf | 2017-02-04 | 1 | -3/+5 |
| | |||||
* | Add "yosys-smtbmc --aig <aim_filename>:<aiw_filename>" support | Clifford Wolf | 2017-01-30 | 1 | -5/+14 |
| | |||||
* | Add "yosys-smtbmc --aig-noheader" and AIGER mem init support | Clifford Wolf | 2017-01-28 | 2 | -8/+55 |
| | |||||
* | Fix $initstate handling bug in yosys-smtbmc | Clifford Wolf | 2017-01-11 | 1 | -0/+2 |
| | |||||
* | Implicitly set "yosys-smtbmc --noprogress" on windows | Clifford Wolf | 2017-01-04 | 1 | -3/+4 |
| | |||||
* | Fixed "yosys-smtbmc --noprogress" | Clifford Wolf | 2017-01-04 | 1 | -1/+1 |
| | |||||
* | Handle "always 1" like "always -1" in .smtc files | Clifford Wolf | 2017-01-02 | 1 | -7/+5 |
| | |||||
* | Improved write_json help message | Clifford Wolf | 2016-12-29 | 1 | -0/+4 |
| | |||||
* | Added $anyconst support to AIGER back-end | Clifford Wolf | 2016-12-11 | 1 | -0/+7 |
| | |||||
* | Added $assert/$assume support to AIGER back-end | Clifford Wolf | 2016-12-03 | 1 | -10/+51 |
| | |||||
* | Improved yosys-smtbmc default -t/--assume-skipped for --cex and --aig | Clifford Wolf | 2016-12-03 | 1 | -2/+15 |
| | |||||
* | Added "yosys-smtbmc --aig" | Clifford Wolf | 2016-12-01 | 1 | -6/+127 |
| |