aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | Hotfix for 4c82ddfClifford Wolf2019-02-211-11/+2
| * | | | | | Merge pull request #822 from litghost/expand_setundefClifford Wolf2019-02-211-0/+29
| |\ \ \ \ \ \
| | * | | | | | Add -params mode to force undef parameters in selected cells.Keith Rothman2019-02-211-0/+29
| |/ / / / / /
| * | | | | | Merge pull request #818 from YosysHQ/clifford/dffsrfixClifford Wolf2019-02-211-6/+7
| |\ \ \ \ \ \
| | * | | | | | Fix opt_rmdff handling of $_DFFSR_???_ and $_DLATCHSR_???_, fixes #816Clifford Wolf2019-02-211-6/+7
| | | |/ / / / | | |/| | | |
| * | | | | | Merge pull request #786 from YosysHQ/pmgenClifford Wolf2019-02-2114-59/+1851
| |\ \ \ \ \ \
| | * | | | | | Fix typo in passes/pmgen/README.mdClifford Wolf2019-02-211-1/+1
| | * | | | | | Bugfix in ice40_dspClifford Wolf2019-02-213-22/+35
| | * | | | | | Add ice40 test_dsp_map test case generatorClifford Wolf2019-02-202-0/+99
| | * | | | | | Add "synth_ice40 -dsp"Clifford Wolf2019-02-202-7/+31
| | * | | | | | Add FF support to wreduceClifford Wolf2019-02-202-1/+73
| | * | | | | | Improve iCE40 SB_MAC16 modelClifford Wolf2019-02-205-121/+179
| | * | | | | | Detect and reject cases that do not map well to iCE40 DSPs (yet)Clifford Wolf2019-02-202-2/+17
| | * | | | | | Add first draft of functional SB_MAC16 modelClifford Wolf2019-02-194-53/+467
| | * | | | | | Add actual DSP inference to ice40_dsp passClifford Wolf2019-02-173-24/+214
| | * | | | | | Merge branch 'master' of github.com:YosysHQ/yosys into pmgenClifford Wolf2019-02-1728-199/+627
| | |\ \ \ \ \ \
| | * | | | | | | Progress in pmgenClifford Wolf2019-01-151-3/+11
| | * | | | | | | Progress in pmgen, add pmgen READMEClifford Wolf2019-01-153-14/+260
| | * | | | | | | Fix pmgen "reject" statementClifford Wolf2019-01-151-1/+1
| | * | | | | | | Progress in pmgenClifford Wolf2019-01-153-36/+139
| | * | | | | | | Progress in pmgenClifford Wolf2019-01-153-21/+157
| | * | | | | | | Progress in pmgenClifford Wolf2019-01-155-8/+347
| | * | | | | | | Add mockup .pmg (pattern matcher generator) fileClifford Wolf2019-01-151-0/+75
| * | | | | | | | Merge pull request #821 from eddiehung/dff_initClifford Wolf2019-02-211-4/+2
| |\ \ \ \ \ \ \ \ | | |_|_|/ / / / / | |/| | | | | | |
| | * | | | | | | Revert "Add -B option to autotest.sh to append to backend_opts"Eddie Hung2019-02-211-4/+2
| * | | | | | | | Merge pull request #817 from eddiehung/dff_initEddie Hung2019-02-201-21/+0
| |\| | | | | | |
| | * | | | | | | Remove simple_defparam testsEddie Hung2019-02-201-21/+0
| | | | | | | | * Add author nameEddie Hung2019-03-191-0/+1
| | | | | | | | * Add aiger tests to make testsEddie Hung2019-02-191-0/+1
| | | | | | | | * Merge branch 'master' into read_aigerEddie Hung2019-02-190-0/+0
| | | | | | | | |\ | | |_|_|_|_|_|_|/ | |/| | | | | | |
| * | | | | | | | Merge pull request #805 from eddiehung/dff_initEddie Hung2019-02-194-2/+76
| |\| | | | | | | | | |_|/ / / / / | |/| | | | | |
| | | | | | | * Fix for using POSIX basenameEddie Hung2019-02-191-2/+4
| | | | | | | * Missing OSX headers?Eddie Hung2019-02-171-0/+5
| | | | | | | * Revert "Missing headers for Xcode?"Eddie Hung2019-02-171-2/+0
| | | | | | | * Merge branch 'dff_init' into read_aigerEddie Hung2019-02-173-104/+56
| | | | | | | |\ | | | |_|_|_|_|/ | | |/| | | | |
| | * | | | | | Instead of INIT param on cells, use initial statement with hier ref asEddie Hung2019-02-171-18/+13
| | * | | | | | Revert "Add INIT parameter to all ff/latch cells"Eddie Hung2019-02-172-86/+43
| | | | | | | * read_aiger to ignore line after ands for ascii, not binaryEddie Hung2019-02-171-2/+1
| | | | | | | * One more merge conflictEddie Hung2019-02-171-6/+1
| | | | | | | * Merge branch 'dff_init' into read_aigerEddie Hung2019-02-170-0/+0
| | | | | | | |\ | | | |_|_|_|_|/ | | |/| | | | |
| | * | | | | | Merge https://github.com/YosysHQ/yosys into dff_initEddie Hung2019-02-179-100/+345
| | |\ \ \ \ \ \ | | |/ / / / / / | |/| | | | | |
| | | | | | | * Merge https://github.com/YosysHQ/yosys into read_aigerEddie Hung2019-02-179-100/+349
| | | | | | | |\ | | |_|_|_|_|_|/ | |/| | | | | |
| * | | | | | | Merge pull request #811 from ucb-bar/firrtlfixesClifford Wolf2019-02-176-56/+298
| |\ \ \ \ \ \ \ | | |_|_|_|/ / / | |/| | | | | |
| | * | | | | | Removed unused variables, functions.Jim Lawson2019-02-151-20/+0
| | * | | | | | Append (instead of over-writing) EXTRA_FLAGSJim Lawson2019-02-151-1/+1
| | * | | | | | Update cells supported for verilog to FIRRTL conversion.Jim Lawson2019-02-155-55/+317
| |/ / / / / /
| * | | | | | Fix sign handling of real constantsClifford Wolf2019-02-131-5/+4
| * | | | | | Merge pull request #802 from whitequark/write_verilog_async_mem_portsClifford Wolf2019-02-121-38/+41
| |\ \ \ \ \ \
| | * | | | | | write_verilog: correctly emit asynchronous transparent ports.whitequark2019-01-291-38/+41
| * | | | | | | Merge pull request #806 from daveshah1/fsm_opt_no_resetClifford Wolf2019-02-121-1/+2
| |\ \ \ \ \ \ \ | | |_|_|_|/ / / | |/| | | | | |