| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | | | | | | | | | | | | | | Fix merge issues | Eddie Hung | 2019-10-04 | 6 | -21/+14 | |
| | * | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/eddie/abc_to_abc9' into xaig_dff | Eddie Hung | 2019-10-04 | 34 | -361/+376 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-10-03 | 20 | -86/+374 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | | | | | | English | Eddie Hung | 2019-10-03 | 1 | -3/+3 | |
| | * | | | | | | | | | | | | | | | | | More fixes | Eddie Hung | 2019-10-01 | 1 | -16/+16 | |
| | * | | | | | | | | | | | | | | | | | Escape Verilog identifiers for legality outside of Yosys | Eddie Hung | 2019-10-01 | 1 | -48/+48 | |
| | * | | | | | | | | | | | | | | | | | No need to punch ports at all | Eddie Hung | 2019-09-30 | 2 | -13/+24 | |
| | * | | | | | | | | | | | | | | | | | Resolve FIXME on calling proc just once | Eddie Hung | 2019-09-30 | 1 | -2/+2 | |
| | * | | | | | | | | | | | | | | | | | Cleanup $currQ from aigerparse | Eddie Hung | 2019-09-30 | 1 | -2/+0 | |
| | * | | | | | | | | | | | | | | | | | Remove need for $currQ port connection | Eddie Hung | 2019-09-30 | 4 | -114/+129 | |
| | * | | | | | | | | | | | | | | | | | Add explanation to abc_map.v | Eddie Hung | 2019-09-30 | 1 | -0/+16 | |
| | * | | | | | | | | | | | | | | | | | Cleanup | Eddie Hung | 2019-09-30 | 1 | -100/+3 | |
| | * | | | | | | | | | | | | | | | | | Add comment | Eddie Hung | 2019-09-30 | 1 | -0/+1 | |
| | * | | | | | | | | | | | | | | | | | Use a cell_cache to instantiate once rather than opt_merge call | Eddie Hung | 2019-09-30 | 1 | -15/+15 | |
| | * | | | | | | | | | | | | | | | | | scc call on active module module only, plus cleanup | Eddie Hung | 2019-09-30 | 2 | -29/+28 | |
| | * | | | | | | | | | | | | | | | | | Use derived module | Eddie Hung | 2019-09-30 | 1 | -22/+5 | |
| | * | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-30 | 29 | -132/+1981 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | | | | | | | Missing endmodule | Eddie Hung | 2019-09-29 | 1 | -0/+1 | |
| | * | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-29 | 45 | -281/+6242 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | | | | | | | | FDCE_1 does not have IS_CLR_INVERTED | Eddie Hung | 2019-09-29 | 1 | -1/+1 | |
| | * | | | | | | | | | | | | | | | | | | | Fix "scc" call inside abc9 to consider all wires | Eddie Hung | 2019-09-29 | 1 | -1/+1 | |
| | * | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-29 | 7 | -9/+12 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | | | | | | | | | Big rework; flop info now mostly in cells_sim.v | Eddie Hung | 2019-09-28 | 9 | -441/+485 | |
| | * | | | | | | | | | | | | | | | | | | | | Use abc_mergeability attr for "r" extension | Eddie Hung | 2019-09-27 | 1 | -58/+66 | |
| | * | | | | | | | | | | | | | | | | | | | | Split ABC9 based on clocking only, add "abc_mergeability" attr for en | Eddie Hung | 2019-09-27 | 1 | -88/+28 | |
| | * | | | | | | | | | | | | | | | | | | | | Fix infinite recursion | Eddie Hung | 2019-09-27 | 1 | -1/+1 | |
| | * | | | | | | | | | | | | | | | | | | | | Add -select option to aigmap | Eddie Hung | 2019-09-27 | 1 | -6/+40 | |
| | * | | | | | | | | | | | | | | | | | | | | Fix typo | Eddie Hung | 2019-09-27 | 1 | -1/+1 | |
| | * | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_dff | Eddie Hung | 2019-09-27 | 174 | -2210/+26289 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | | |_|_|_|_|_|_|_|_|_|/ / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | | | | | | | Revert "Remove sequential extension" | Eddie Hung | 2019-08-20 | 9 | -68/+730 | |
| * | | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor | Eddie Hung | 2019-12-30 | 29 | -121/+196 | |
| |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | * | | | | | | | | | | | | | | | | | | | | | Grammar | Eddie Hung | 2019-12-30 | 1 | -1/+1 | |
| | * | | | | | | | | | | | | | | | | | | | | | Update timings for Xilinx S7 cells | Eddie Hung | 2019-12-30 | 1 | -15/+35 | |
| | | |_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|_|/ | |/| | | | | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | | | | | | | Merge pull request #1589 from YosysHQ/iopad_default | Miodrag Milanović | 2019-12-30 | 20 | -71/+67 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | | * | | | | | | | | | | | | | | | | | | | | Fix new tests | Miodrag Milanovic | 2019-12-28 | 3 | -6/+6 | |
| | | * | | | | | | | | | | | | | | | | | | | | Merge remote-tracking branch 'origin/master' into iopad_default | Miodrag Milanovic | 2019-12-28 | 20 | -150/+1614 | |
| | | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | | * | | | | | | | | | | | | | | | | | | | | | Make test without iopads | Miodrag Milanovic | 2019-12-28 | 17 | -51/+51 | |
| | | * | | | | | | | | | | | | | | | | | | | | | Revert "Fix xilinx tests, when iopads are default" | Miodrag Milanovic | 2019-12-28 | 16 | -40/+40 | |
| | | * | | | | | | | | | | | | | | | | | | | | | Addressed review comments | Miodrag Milanovic | 2019-12-21 | 2 | -3/+3 | |
| | | * | | | | | | | | | | | | | | | | | | | | | iopad no op for compatibility with old scripts | Miodrag Milanovic | 2019-12-21 | 1 | -0/+3 | |
| | | * | | | | | | | | | | | | | | | | | | | | | Fix xilinx tests, when iopads are default | Miodrag Milanovic | 2019-12-21 | 17 | -42/+44 | |
| | | * | | | | | | | | | | | | | | | | | | | | | Make iopad option default for all xilinx flows | Miodrag Milanovic | 2019-12-21 | 1 | -14/+5 | |
| | * | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1599 from YosysHQ/eddie/retry_1588 | Eddie Hung | 2019-12-30 | 4 | -20/+87 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ||||||
| | | * | | | | | | | | | | | | | | | | | | | | | | Add #1598 testcase | Eddie Hung | 2019-12-27 | 3 | -0/+48 | |
| | | * | | | | | | | | | | | | | | | | | | | | | | write_xaiger: inherit port ordering from original module | Eddie Hung | 2019-12-27 | 1 | -5/+16 | |
| | | * | | | | | | | | | | | | | | | | | | | | | | Revert "Merge pull request #1598 from YosysHQ/revert-1588-eddie/xaiger_cleanup" | Eddie Hung | 2019-12-27 | 1 | -19/+27 | |
| | | | |/ / / / / / / / / / / / / / / / / / / / | | |/| | | | | | | | | | | | | | | | | | | | | ||||||
| | * | | | | | | | | | | | | | | | | | | | | | | Merge pull request #1600 from YosysHQ/eddie/cleanup_ecp5 | Eddie Hung | 2019-12-30 | 3 | -14/+6 | |
| | |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | | |/ / / / / / / / / / / / / / / / / / / / / | |/| | | | | | | | | | | | | | | | | | | | | | ||||||
| | | * | | | | | | | | | | | | | | | | | | | | | Update resource count | Eddie Hung | 2019-12-28 | 1 | -3/+3 | |
| | | * | | | | | | | | | | | | | | | | | | | | | Nitpick cleanup for ecp5 | Eddie Hung | 2019-12-27 | 2 | -11/+3 | |
| | |/ / / / / / / / / / / / / / / / / / / / / | ||||||
| * | | | | | | | | | | | | | | | | | | | | | | abc9_techmap -> _map; called from abc9 script pass along with abc9_ops | Eddie Hung | 2019-12-28 | 4 | -130/+406 | |
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |