aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| | | | | * | | Remove stat command form shifter.ys testSergeyDegtyar2019-09-041-1/+1
| | | | | * | | Fix ecp5 testsSergeyDegtyar2019-09-0411-2421/+26
| | | | | * | | Uncomment sat command in memory.ys test.SergeyDegtyar2019-09-031-2/+1
| | | | | * | | Add tests for ECP5 architectureSergeyDegtyar2019-09-0340-0/+3201
| | | | | | * | hierarchy - proc reorderMiodrag Milanovic2019-10-184-9/+10
| | | | | | * | Cleanup and formatingMiodrag Milanovic2019-10-044-2/+4
| | | | | | * | split latches into separate checksMiodrag Milanovic2019-10-042-41/+24
| | | | | | * | check muxes per typeMiodrag Milanovic2019-10-042-42/+37
| | | | | | * | check ff's separatelyMiodrag Milanovic2019-10-042-26/+14
| | | | | | * | Cleanup top modules and not used definesMiodrag Milanovic2019-10-045-44/+5
| | | | | | * | remove alu testMiodrag Milanovic2019-10-042-36/+0
| | | | | | * | Merge branch 'SergeyDegtyar/anlogic' of https://github.com/SergeyDegtyar/yosy...Miodrag Milanovic2019-10-0423-0/+536
| |_|_|_|_|/| | |/| | | | | | |
| | | | | | * | Merge branch 'master' into SergeyDegtyar/anlogicSergey2019-10-01126-1686/+30035
| | | | | | |\ \
| | | | | | * | | run-test.sh Move $x at end of line.Sergey2019-10-011-1/+1
| | | | | | * | | Add new tests for Anlogic architectureSergeyDegtyar2019-09-2323-0/+536
| | | | | |/ / /
| | | | | | | * hierarchy - proc reorderMiodrag Milanovic2019-10-186-13/+15
| | | | | | | * FF should be initialized to 0Miodrag Milanovic2019-10-041-1/+3
| | | | | | | * Split mux tests per typeMiodrag Milanovic2019-10-042-38/+36
| | | | | | | * Split latch checkMiodrag Milanovic2019-10-042-45/+24
| | | | | | | * Add missing latch mappingMiodrag Milanovic2019-10-041-0/+12
| | | | | | | * split rest od ff'sMiodrag Milanovic2019-10-043-30/+17
| | | | | | | * Separate check for ff's typesMiodrag Milanovic2019-10-042-47/+48
| | | | | | | * Cleaned testsMiodrag Milanovic2019-10-045-49/+4
| | | | | | | * Remove not needed testsMiodrag Milanovic2019-10-046-75/+0
| | | | | | | * Merge branch 'SergeyDegtyar/efinix' of https://github.com/SergeyDegtyar/yosys...Miodrag Milanovic2019-10-0431-0/+710
| |_|_|_|_|_|/| |/| | | | | | |
| | | | | | | * run-test.sh Move $x at end of line.Sergey2019-10-011-1/+1
| | | | | | | * Merge branch 'master' into SergeyDegtyar/efinixSergey2019-10-01126-1686/+30035
| | | | | | | |\ | | | | | | | |/ | | | | | | |/|
| | | | | | | * Add new tests for Efinix architecture.SergeyDegtyar2019-09-2331-0/+710
| | | | | | |/ | | | | | |/|
* | | | | | | Change smtbmc "Warmup failed" status to "PREUNSAT"Clifford Wolf2019-10-031-14/+14
* | | | | | | Update ABC to git rev 623b5e8Clifford Wolf2019-10-031-1/+1
* | | | | | | Bump versionClifford Wolf2019-10-031-1/+1
* | | | | | | Merge pull request #1419 from YosysHQ/eddie/lazy_deriveClifford Wolf2019-10-032-35/+59
|\ \ \ \ \ \ \
| * | | | | | | Fix for svinterfacesEddie Hung2019-09-301-2/+8
| * | | | | | | module->derive() to be lazy and not touch ast if already derivedEddie Hung2019-09-302-33/+51
| | |_|_|/ / / | |/| | | | |
* | | | | | | Merge pull request #1422 from YosysHQ/eddie/aigmap_selectClifford Wolf2019-10-032-6/+50
|\ \ \ \ \ \ \
| * | | | | | | Add quick testEddie Hung2019-09-301-0/+10
| * | | | | | | Add -select option to aigmapEddie Hung2019-09-301-6/+40
| | |_|_|_|_|/ | |/| | | | |
* | | | | | | Merge pull request #1429 from YosysHQ/clifford/checkmappedClifford Wolf2019-10-032-27/+56
|\ \ \ \ \ \ \ | |_|_|_|_|/ / |/| | | | | |
| * | | | | | Add "check -allow-tbuf"Clifford Wolf2019-10-031-8/+22
| * | | | | | Add "check -mapped"Clifford Wolf2019-10-022-21/+36
* | | | | | | Merge pull request #1425 from YosysHQ/dave/ecp5_pdp16David Shah2019-10-036-2/+184
|\ \ \ \ \ \ \
| * | | | | | | ecp5: Fix shuffle_enable portDavid Shah2019-10-011-2/+2
| * | | | | | | ecp5: Add support for mapping 36-bit wide PDP BRAMsDavid Shah2019-10-016-1/+183
| | |/ / / / / | |/| | | | |
* | | | | | | Merge pull request #1423 from YosysHQ/eddie/techmap_replace_wireEddie Hung2019-10-022-0/+32
|\ \ \ \ \ \ \ | |_|_|_|/ / / |/| | | | | |
| * | | | | | Also rename cells with _TECHMAP_REPLACE_. prefix, as per @cliffordwolfEddie Hung2019-10-021-4/+8
| * | | | | | Extend test with renaming cells with prefix tooEddie Hung2019-10-021-0/+2
| * | | | | | Add testEddie Hung2019-09-301-0/+16
| * | | | | | techmap wires named _TECHMAP_REPLACE_.<identifier> to create aliasEddie Hung2019-09-301-0/+10
| |/ / / / /
* | | | / / log_dump() to support State enumEddie Hung2019-10-023-0/+6
| |_|_|/ / |/| | | |
* | | | | Merge pull request #1428 from YosysHQ/clifford/fixbtorClifford Wolf2019-10-021-6/+9
|\ \ \ \ \ | |_|/ / / |/| | | |
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-22 15:49:17 +0000