aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
* Improve Verific error handling, check VHDL static assertsClifford Wolf2017-10-041-11/+25
* Add blackbox commandClifford Wolf2017-10-042-0/+82
* Fix nasty bug in Verific bindingsClifford Wolf2017-10-041-1/+1
* Merge branch 'pr_ast_const_funcs' of https://github.com/udif/yosysClifford Wolf2017-10-032-14/+14
|\
| * Turned a few member functions into const, esp. dumpAst(), dumpVlog().Udi Finkelstein2017-09-302-14/+14
* | Merge branch 'fix_shift_reduce_conflict' of https://github.com/udif/yosysClifford Wolf2017-10-031-3/+5
|\ \
| * | Resolved classical Bison IF/THEN/ELSE shift/reduce conflict using the textboo...Udi Finkelstein2017-09-301-3/+5
| |/
* | Merge branch 'dh73-master'Clifford Wolf2017-10-0331-729/+2965
|\ \ | |/ |/|
| * Rename "write_verilog -nobasenradix" to "write_verilog -decimal"Clifford Wolf2017-10-032-20/+14
| * Tested and working altsyncarm without init filesdh732017-10-012-57/+59
| * Fixed wrong declaration in Verilog backenddh732017-10-011-3/+3
| * Adding Cyclone IV (E, GX), Arria 10, Cyclone V and LPM functions (ALTPLL and ...dh732017-10-0131-730/+2970
|/
* Add first draft of eASIC back-endClifford Wolf2017-09-292-0/+191
* Fix synth_ice40 doc regarding -top defaultClifford Wolf2017-09-291-1/+1
* Allow $size and $bits in verilog mode, actually check test caseClifford Wolf2017-09-293-1/+3
* Merge pull request #425 from udif/udif_dollar_bitsClifford Wolf2017-09-292-1/+103
|\
| * $size() now works correctly for all cases!Udi Finkelstein2017-09-262-22/+28
| * $size() seems to work now with or without the optional parameter.Udi Finkelstein2017-09-262-18/+58
| * enable $bits() and $size() functions only when the SystemVerilog flag is enab...Udi Finkelstein2017-09-261-1/+1
| * Added $bits() for memories as well.Udi Finkelstein2017-09-262-8/+31
| * $size() now works with memories as well!Udi Finkelstein2017-09-262-3/+7
| * Add $size() function. At the moment it works only on expressions, not on memo...Udi Finkelstein2017-09-262-0/+29
|/
* Merge pull request #421 from stephengroat/osx-travisClifford Wolf2017-09-283-2/+12
|\
| * delete bad backslashStephen2017-09-271-1/+1
| * forgot to install bundlesStephen2017-09-271-0/+1
| * Add osx tests using brew bundleStephen Groat2017-09-273-2/+11
|/
* Increase maximum LUT size in blifparse to 12 bitsClifford Wolf2017-09-271-1/+1
* Parse reals as string in JSON front-endClifford Wolf2017-09-261-0/+28
* Merge branch 'vlogpp-inc-fixes'Clifford Wolf2017-09-261-41/+69
|\
| * Minor coding style fixClifford Wolf2017-09-261-1/+1
| * Merge branch 'master' of https://github.com/combinatorylogic/yosys into combi...Clifford Wolf2017-09-261-41/+69
|/|
| * Adding support for string macros and macros with arguments after includecombinatorylogic2017-09-211-41/+69
* | Fix ignoring of simulation timings so that invalid module parameters cause sy...Clifford Wolf2017-09-262-4/+2
|/
* Merge pull request #413 from azonenberg/extract-reduce-tweaksClifford Wolf2017-09-161-86/+170
|\
| * Added missing "break"Andrew Zonenberg2017-09-151-0/+1
| * Implemented off-chain support for extract_reduceAndrew Zonenberg2017-09-151-84/+157
| * extract_reduce now only removes the head of the chain, relying on "clean" to ...Andrew Zonenberg2017-09-151-9/+19
|/
* Merge branch 'master' of github.com:cliffordwolf/yosysClifford Wolf2017-09-151-2/+2
|\
| * Merge pull request #412 from azonenberg/reduce-fixesClifford Wolf2017-09-141-2/+2
| |\
| | * extract_reduce: Fix segfault on "undriven" inputsRobert Ou2017-09-141-2/+2
* | | Update ABC to hg rev cd6984ee82d4Clifford Wolf2017-09-151-2/+2
|/ /
* | Merge pull request #411 from azonenberg/counter-extraction-fixesClifford Wolf2017-09-143-68/+183
|\ \
| * | Fixed bug where counter extraction on non-GreenPAK devices incorrectly handle...Andrew Zonenberg2017-09-141-32/+27
| * | Added support for inferring counters with reset to full scale instead of zeroAndrew Zonenberg2017-09-141-4/+11
| * | Added RESET_TO_MAX parameter to $__COUNT_ cell. Cannot yet be extracted.Andrew Zonenberg2017-09-143-2/+5
| * | Added support for inferring counters with active-low resetAndrew Zonenberg2017-09-141-6/+15
| * | Initial support for extraction of counters with clock enableAndrew Zonenberg2017-09-142-30/+131
| * | Fixed typo in comment. Fixed bug where extract_counter would create up counte...Andrew Zonenberg2017-09-141-2/+2
| |/
* | Merge pull request #410 from azonenberg/opt_demorganClifford Wolf2017-09-142-1/+204
|\ \ | |/ |/|
| * Minor changes to opt_demorgan requested during code reviewAndrew Zonenberg2017-09-142-18/+18
generated by cgit v1.2.3 (git 2.25.1) at 2025-04-07 15:25:25 +0000