Commit message (Expand) | Author | Age | Files | Lines | ||
---|---|---|---|---|---|---|
... | ||||||
| * | | | | wreduce for $sub | Eddie Hung | 2019-07-19 | 1 | -0/+23 | |
| * | | | | Add tests for sub too | Eddie Hung | 2019-07-19 | 1 | -1/+48 | |
| * | | | | Add test | Eddie Hung | 2019-07-19 | 1 | -0/+22 | |
| * | | | | SigSpec::extract to take negative lengths | Eddie Hung | 2019-07-19 | 1 | -1/+1 | |
* | | | | | Merge pull request #1240 from ucb-bar/firrtl-properties+pow+xnor | Clifford Wolf | 2019-08-07 | 2 | -94/+206 | |
|\ \ \ \ \ | ||||||
| * | | | | | Support explicit FIRRTL properties for better accommodation of FIRRTL/Verilog... | Jim Lawson | 2019-07-31 | 2 | -94/+206 | |
| * | | | | | Merge remote-tracking branch 'upstream/master' | Jim Lawson | 2019-07-30 | 21 | -32/+164 | |
| |\ \ \ \ \ | | |_|_|_|/ | |/| | | | | ||||||
| * | | | | | Merge remote-tracking branch 'upstream/master' | Jim Lawson | 2019-07-24 | 199 | -1214/+9423 | |
| |\ \ \ \ \ | ||||||
* | \ \ \ \ \ | Merge pull request #1249 from mmicko/anlogic_fix | Clifford Wolf | 2019-08-07 | 1 | -16/+8 | |
|\ \ \ \ \ \ \ | ||||||
| * | | | | | | | anlogic : Fix alu mapping | Miodrag Milanovic | 2019-08-03 | 1 | -16/+8 | |
* | | | | | | | | Merge pull request #1252 from YosysHQ/clifford/fix1231 | Clifford Wolf | 2019-08-07 | 1 | -15/+2 | |
|\ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | Fix handling of functions/tasks without top-level begin-end block, fixes #1231 | Clifford Wolf | 2019-08-06 | 1 | -15/+2 | |
* | | | | | | | | | Merge pull request #1253 from YosysHQ/clifford/check | Clifford Wolf | 2019-08-07 | 3 | -9/+17 | |
|\ \ \ \ \ \ \ \ \ | ||||||
| * | | | | | | | | | Be less aggressive with running design->check() | Clifford Wolf | 2019-08-06 | 3 | -9/+17 | |
| |/ / / / / / / / | ||||||
* | | | | | | | | | Merge pull request #1257 from YosysHQ/clifford/cellcosts | Clifford Wolf | 2019-08-07 | 3 | -109/+103 | |
|\ \ \ \ \ \ \ \ \ | |_|_|_|_|_|_|_|/ |/| | | | | | | | | ||||||
| * | | | | | | | | Tweak default gate costs, cleanup "stat -tech cmos" | Clifford Wolf | 2019-08-07 | 2 | -20/+10 | |
| * | | | | | | | | Redesign of cell cost API | Clifford Wolf | 2019-08-07 | 2 | -93/+97 | |
| | |_|_|_|_|_|/ | |/| | | | | | | ||||||
* | | | | | | | | Update CHANGELOG | David Shah | 2019-08-07 | 1 | -0/+2 | |
* | | | | | | | | Merge pull request #1241 from YosysHQ/clifford/jsonfix | David Shah | 2019-08-07 | 2 | -36/+71 | |
|\ \ \ \ \ \ \ \ | |/ / / / / / / |/| | | | | | | | ||||||
| * | | | | | | | Update JSON front-end to process new attr/param encoding | Clifford Wolf | 2019-08-01 | 1 | -23/+34 | |
| * | | | | | | | Implement improved JSON attr/param encoding | Clifford Wolf | 2019-08-01 | 1 | -13/+37 | |
* | | | | | | | | Merge pull request #1232 from YosysHQ/dave/write_gzip | David Shah | 2019-08-06 | 4 | -7/+79 | |
|\ \ \ \ \ \ \ \ | |_|/ / / / / / |/| | | | | | | | ||||||
| * | | | | | | | Add test for writing gzip-compressed files | David Shah | 2019-08-06 | 2 | -0/+18 | |
| * | | | | | | | Add support for writing gzip-compressed files | David Shah | 2019-08-06 | 2 | -7/+61 | |
|/ / / / / / / | ||||||
* | | | | | | | Merge pull request #1251 from YosysHQ/clifford/nmux | Clifford Wolf | 2019-08-06 | 19 | -42/+174 | |
|\ \ \ \ \ \ \ | |_|/ / / / / |/| | | | | | | ||||||
| * | | | | | | Add $_NMUX_, add "abc -g cmos", add proper cmos cell costs | Clifford Wolf | 2019-08-06 | 19 | -42/+174 | |
|/ / / / / / | ||||||
* | | | | | | Merge pull request #1242 from jfng/fix-proc_prune-partial | whitequark | 2019-08-03 | 1 | -2/+11 | |
|\ \ \ \ \ \ | ||||||
| * | | | | | | proc_prune: Promote partially redundant assignments. | Jean-François Nguyen | 2019-08-01 | 1 | -2/+11 | |
| |/ / / / / | ||||||
* | | | | | | Merge pull request #1238 from mmicko/vsbuild_fix | Clifford Wolf | 2019-08-02 | 2 | -1/+2 | |
|\ \ \ \ \ \ | ||||||
| * | | | | | | Visual Studio build fix | Miodrag Milanovic | 2019-07-31 | 2 | -1/+2 | |
| | |_|_|/ / | |/| | | | | ||||||
* | | | | | | Merge pull request #1239 from mmicko/mingw_fix | Clifford Wolf | 2019-08-02 | 11 | -25/+37 | |
|\ \ \ \ \ \ | ||||||
| * | | | | | | Fix linking issue for new mxe and pthread | Miodrag Milanovic | 2019-08-01 | 1 | -1/+2 | |
| * | | | | | | Fix yosys linking for mxe | Miodrag Milanovic | 2019-08-01 | 1 | -1/+1 | |
| * | | | | | | New mxe hacks needed to support 2ca237e | Miodrag Milanovic | 2019-08-01 | 1 | -0/+4 | |
| * | | | | | | Fix formatting for msys2 mingw build using GetSize | Miodrag Milanovic | 2019-08-01 | 10 | -23/+30 | |
| |/ / / / / | ||||||
* | | | | | | Merge pull request #1236 from YosysHQ/eddie/xc6s_brams_map | Eddie Hung | 2019-08-01 | 1 | -3/+3 | |
|\ \ \ \ \ \ | |_|/ / / / |/| | | | | | ||||||
| * | | | | | RST -> RSTBRST for RAMB8BWER | Eddie Hung | 2019-07-29 | 1 | -3/+3 | |
| |/ / / / | ||||||
* | | | | | Merge pull request #1233 from YosysHQ/clifford/defer | Clifford Wolf | 2019-07-31 | 2 | -49/+21 | |
|\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| * | | | | Update README to use "read" instead of "read_verilog" | Clifford Wolf | 2019-07-29 | 1 | -48/+19 | |
| * | | | | Call "read_verilog" with -defer from "read" | Clifford Wolf | 2019-07-29 | 1 | -1/+2 | |
* | | | | | Merge pull request #1228 from YosysHQ/dave/yy_buf_size | Eddie Hung | 2019-07-29 | 1 | -0/+3 | |
|\ \ \ \ \ | ||||||
| * | | | | | verilog_lexer: Increase YY_BUF_SIZE to 65536 | David Shah | 2019-07-26 | 1 | -0/+3 | |
* | | | | | | Merge pull request #1234 from mmicko/fix_gzip_no_exist | David Shah | 2019-07-29 | 1 | -19/+21 | |
|\ \ \ \ \ \ | |_|/ / / / |/| | | | | | ||||||
| * | | | | | Fix case when file does not exist | Miodrag Milanovic | 2019-07-29 | 1 | -19/+21 | |
|/ / / / / | ||||||
* | | | | | Merge pull request #1226 from YosysHQ/dave/gzip | David Shah | 2019-07-27 | 8 | -13/+70 | |
|\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| * | | | | Update CHANGELOG | David Shah | 2019-07-26 | 1 | -1/+1 | |
| * | | | | Fix frontend auto-detection for gzipped input | David Shah | 2019-07-26 | 1 | -9/+12 | |
| * | | | | Add support for reading gzip'd input files | David Shah | 2019-07-26 | 6 | -3/+57 | |
* | | | | | Merge branch 'master' of github.com:YosysHQ/yosys | Eddie Hung | 2019-07-25 | 17 | -29/+360 | |
|\ \ \ \ \ | ||||||
| * \ \ \ \ | Merge branch 'ZirconiumX-synth_intel_m9k' | Clifford Wolf | 2019-07-25 | 4 | -5/+11 | |
| |\ \ \ \ \ |