aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | | | Restore sigmap wrapperEddie Hung2019-06-261-1/+1
* | | | | | | | | Merge remote-tracking branch 'origin/eddie/fix1132' into xc7muxEddie Hung2019-06-262-55/+210
|\| | | | | | | |
| * | | | | | | | Add more testsEddie Hung2019-06-261-0/+152
| * | | | | | | | muxcover to be undef-sensitive when computing decodersEddie Hung2019-06-261-21/+40
| * | | | | | | | Revert "Rework muxcover decoder gen if more significant muxes are 1'bx"Eddie Hung2019-06-261-55/+39
| * | | | | | | | Let's not go crazy: use nonzero costsEddie Hung2019-06-261-6/+6
* | | | | | | | | Merge remote-tracking branch 'origin/eddie/fix1132' into xc7muxEddie Hung2019-06-269-91/+350
|\| | | | | | | |
| * | | | | | | | Rework muxcover decoder gen if more significant muxes are 1'bxEddie Hung2019-06-261-39/+55
| * | | | | | | | Add testsEddie Hung2019-06-261-0/+168
| | |_|/ / / / / | |/| | | | | |
| * | | | | | | Merge pull request #1137 from mmicko/cell_sim_fixClifford Wolf2019-06-262-14/+1
| |\ \ \ \ \ \ \
| | * | | | | | | Simulation model verilog fixMiodrag Milanovic2019-06-262-14/+1
| |/ / / / / / /
| * | | | | | | Improve opt_clean handling of unused public wiresClifford Wolf2019-06-261-2/+2
| * | | | | | | Improve BTOR2 handling of undriven wiresClifford Wolf2019-06-261-3/+27
| * | | | | | | Fix segfault on failed VERILOG_FRONTEND::const2ast, closes #1131Clifford Wolf2019-06-261-1/+1
| * | | | | | | Do not clean up buffer cells with "keep" attribute, closes #1128Clifford Wolf2019-06-261-1/+1
| * | | | | | | Escape scope names starting with dollar sign in smtio.pyClifford Wolf2019-06-261-1/+4
| * | | | | | | Add more ECP5 Diamond flip-flops.whitequark2019-06-262-30/+91
* | | | | | | | Instead of blocking wreduce on $mux, use -keepdc instead #1132Eddie Hung2019-06-261-2/+2
* | | | | | | | Do not call opt with -full before muxcoverEddie Hung2019-06-261-1/+1
* | | | | | | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-261-1/+1
|\ \ \ \ \ \ \ \ | | |/ / / / / / | |/| | | | | |
| * | | | | | | Remove unused varEddie Hung2019-06-261-1/+1
* | | | | | | | Cleanup abc_box_idEddie Hung2019-06-262-10/+10
* | | | | | | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-264-19/+67
|\| | | | | | |
| * | | | | | | Add _nowide variants of LUT libraries in -nowidelut flowsEddie Hung2019-06-264-13/+44
| * | | | | | | Merge branch 'xaig' of github.com:YosysHQ/yosys into xaigEddie Hung2019-06-261-2/+10
| |\ \ \ \ \ \ \
| * \ \ \ \ \ \ \ Merge branch 'koriakin/xc7nocarrymux' into xaigEddie Hung2019-06-260-0/+0
| |\ \ \ \ \ \ \ \ | | | |_|/ / / / / | | |/| | | | | |
| | * | | | | | | Fix spacingEddie Hung2019-06-261-5/+5
| * | | | | | | | Merge branch 'koriakin/xc7nocarrymux' into xaigEddie Hung2019-06-260-0/+0
| |\| | | | | | |
| | * | | | | | | Oops. Actually use nocarry flag as spotted by @koriakinEddie Hung2019-06-261-5/+7
| * | | | | | | | Merge branch 'koriakin/xc7nocarrymux' into xaigEddie Hung2019-06-262-9/+26
| |\| | | | | | |
| | * | | | | | | synth_ecp5 rename -nomux to -nowidelut, but preserve formerEddie Hung2019-06-261-6/+6
| | * | | | | | | Merge branch 'xc7nocarrymux' of https://github.com/koriakin/yosys into koriak...Eddie Hung2019-06-261-4/+24
| | |\ \ \ \ \ \ \ | | | |_|/ / / / / | | |/| | | | | |
| | | * | | | | | synth_xilinx: Add -nocarry and -nomux options.Marcin Koƛcielnicki2019-04-301-7/+26
* | | | | | | | | Rename -minmuxf to -widemuxEddie Hung2019-06-261-23/+23
* | | | | | | | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-261-2/+10
|\ \ \ \ \ \ \ \ \ | | |_|_|/ / / / / | |/| | | | | | |
| * | | | | | | | Merge pull request #1136 from YosysHQ/xaig_ice40_wire_delEddie Hung2019-06-261-2/+10
| |\ \ \ \ \ \ \ \ | | |/ / / / / / / | |/| | | | | | |
| | * | | | | | | abc9: Add wire delays to synth_ice40David Shah2019-06-261-2/+10
| |/ / / / / / /
* | | | | | | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-250-0/+0
|\| | | | | | |
| * | | | | | | Missing muxpack.o in MakefileEddie Hung2019-06-251-0/+1
* | | | | | | | Merge remote-tracking branch 'origin/xaig' into xc7muxEddie Hung2019-06-257-35/+235
|\| | | | | | |
| * | | | | | | Realistic delays for RAM32X1D tooEddie Hung2019-06-251-2/+2
| * | | | | | | Add RAM32X1D box infoEddie Hung2019-06-252-4/+12
| * | | | | | | Merge remote-tracking branch 'origin/master' into xaigEddie Hung2019-06-2513-14/+1029
| |\| | | | | |
| | * | | | | | Add testcase from #335, fixed by #1130Eddie Hung2019-06-251-0/+28
| | * | | | | | Merge pull request #1130 from YosysHQ/eddie/fix710Clifford Wolf2019-06-253-6/+33
| | |\ \ \ \ \ \
| | | * | | | | | Fix spacingEddie Hung2019-06-251-4/+3
| | | * | | | | | Move only one consumer check outside of while loopEddie Hung2019-06-251-6/+5
| | | * | | | | | Walk through as many muxes as exist for rd_enEddie Hung2019-06-241-8/+16
| | | * | | | | | Add testEddie Hung2019-06-242-1/+22
| | * | | | | | | Merge pull request #1129 from YosysHQ/eddie/ram32x1dEddie Hung2019-06-255-20/+73
| | |\ \ \ \ \ \ \