| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| ... | |
| | | * | | verilog_backend: Add -noparallelcase option | Jannis Harder | 2022-11-30 | 1 | -7/+31 |
| | | * | | simlib: Use optional SIMLIB_GLOBAL_CLOCK to define a global clock signal | Jannis Harder | 2022-11-30 | 1 | -2/+8 |
| | | * | | simlib: Silence iverilog warning for `$lut` | Jannis Harder | 2022-11-30 | 1 | -1/+1 |
| | | * | | simlib: Fix wide $bmux and avoid iverilog warnings | Jannis Harder | 2022-11-30 | 1 | -2/+2 |
| | | * | | satgen, simlib: Consistent x-propagation for `$pmux` cells | Jannis Harder | 2022-11-30 | 2 | -18/+20 |
| | | * | | opt_expr: Fix shift/shiftx optimizations | Jannis Harder | 2022-11-30 | 1 | -3/+3 |
| | | * | | opt_expr: Constant fold mux, pmux, bmux, demux, eqx, nex cells | Jannis Harder | 2022-11-29 | 1 | -0/+33 |
| | | * | | opt_expr: Optimize bitwise logic ops with one fully const input | Jannis Harder | 2022-11-29 | 1 | -0/+81 |
| | | * | | simplemap: Map `$xnor` to `$_XNOR_` cells | Jannis Harder | 2022-11-29 | 3 | -20/+5 |
| | |/ / |
|
| | | * | Add insbuf -chain mode | Claire Xenia Wolf | 2022-12-01 | 1 | -2/+38 |
| | |/
|/| |
|
| * | | Bump version | github-actions[bot] | 2022-12-01 | 1 | -1/+1 |
| * | | Merge pull request #3551 from daglem/struct-array-swapped-range | Jannis Harder | 2022-12-01 | 3 | -21/+192 |
| |\ \
| |/
|/| |
|
| | * | Added asserts for current limitation of array dimensions in packed structs | Dag Lem | 2022-11-30 | 1 | -0/+8 |
| | * | Check for all cases of currently unsupported array dimensions in packed structs | Dag Lem | 2022-11-30 | 1 | -10/+13 |
| | * | Tests for unpacked arrays in packed structs are for the Yosys frontend only | Dag Lem | 2022-11-23 | 1 | -0/+4 |
| | * | Support for swapped ranges in second array dimension | Dag Lem | 2022-11-23 | 2 | -3/+52 |
| | * | Support for arrays with swapped ranges within structs | Dag Lem | 2022-11-12 | 3 | -11/+118 |
| * | | Bump version | github-actions[bot] | 2022-11-29 | 1 | -1/+1 |
| * | | Merge pull request #3565 from jix/sat-def-formal | Jannis Harder | 2022-11-28 | 3 | -10/+46 |
| |\ \ |
|
| | * | | sat: Add -set-def-formal option to force defined $any* outputs | Jannis Harder | 2022-11-28 | 3 | -10/+46 |
| |/ / |
|
| * | | Bump version | github-actions[bot] | 2022-11-26 | 1 | -1/+1 |
| * | | Merge pull request #3561 from YosysHQ/tcl_shell | Miodrag Milanović | 2022-11-25 | 2 | -8/+34 |
| |\ \ |
|
| | * | | Add TCL interactive shell mode | Miodrag Milanovic | 2022-11-25 | 2 | -8/+34 |
| * | | | Merge pull request #3560 from YosysHQ/verific_conf | Miodrag Milanović | 2022-11-25 | 3 | -8/+43 |
| |\ \ \
| |/ /
|/| | |
|
| | * | | update documentation | Miodrag Milanovic | 2022-11-25 | 1 | -3/+3 |
| | * | | Support importing verilog configurations using Verific | Miodrag Milanovic | 2022-11-25 | 3 | -5/+40 |
| * | | | Bump version | github-actions[bot] | 2022-11-25 | 1 | -1/+1 |
| * | | | Remove docs dependency on yosys repo (#3558) | KrystalDelusion | 2022-11-24 | 39 | -18/+905 |
| |/ / |
|
| * | | Merge pull request #3552 from daglem/fix-sv-c-array-dimensions | Jannis Harder | 2022-11-23 | 1 | -3/+3 |
| |\ \ |
|
| | * | | Correct interpretation of SystemVerilog C-style array dimensions | Dag Lem | 2022-11-13 | 1 | -3/+3 |
| * | | | Bump version | github-actions[bot] | 2022-11-22 | 1 | -1/+1 |
| * | | | Merge branch 'zachjs-master' | Jannis Harder | 2022-11-21 | 3 | -0/+52 |
| |\ \ \ |
|
| | * | | | verilog: Support module-scoped task/function calls | Zachary Snow | 2022-10-29 | 3 | -0/+52 |
| * | | | | mention prerequisites in fsm_detect and fsm help | N. Engelhardt | 2022-11-21 | 2 | -0/+18 |
| * | | | | Bump version | github-actions[bot] | 2022-11-18 | 1 | -1/+1 |
| * | | | | fabulous: Allow adding extra custom prims and map rules | gatecat | 2022-11-17 | 4 | -0/+53 |
| * | | | | fabulous: improvements to the pass | gatecat | 2022-11-17 | 13 | -139/+340 |
| * | | | | fabulous: Unify and update primitives | gatecat | 2022-11-17 | 3 | -852/+356 |
| * | | | | Introduce RegFile mappings | TaoBi22 | 2022-11-17 | 4 | -2/+95 |
| * | | | | Replace synth call with components, reintroduce flags and correct vpr flag im... | TaoBi22 | 2022-11-17 | 1 | -4/+76 |
| * | | | | Reorder operations to load in primitive library before hierarchy pass | TaoBi22 | 2022-11-17 | 1 | -5/+6 |
| * | | | | Add plib flag to specify custom primitive library path | TaoBi22 | 2022-11-17 | 1 | -2/+14 |
| * | | | | Remove flattening from FABulous pass | TaoBi22 | 2022-11-17 | 1 | -11/+2 |
| * | | | | Remove ALL currently unused flags (some to be reintroduced later and passed t... | TaoBi22 | 2022-11-17 | 1 | -82/+3 |
| * | | | | Add synth_fabulous ScriptPass | TaoBi22 | 2022-11-17 | 8 | -0/+1282 |
| * | | | | Bump version | github-actions[bot] | 2022-11-17 | 1 | -1/+1 |
| * | | | | Slowing down clock to have same metadata | Miodrag Milanovic | 2022-11-16 | 1 | -2/+2 |
| * | | | | Bump version | github-actions[bot] | 2022-11-16 | 1 | -1/+1 |
| * | | | | faketime to make PDFs unique | Miodrag Milanovic | 2022-11-15 | 1 | -2/+2 |
| * | | | | Rst docs conversion (#3496) | KrystalDelusion | 2022-11-15 | 57 | -2/+7792 |
