index
:
iCE40/yosys
master
[no description]
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
Commit message (
Expand
)
Author
Age
Files
Lines
*
- libs/ezsat/ezminisat.cc: use sigemptyset() to clear sig_action.sa_mask; us...
Siesh1oo
2014-03-10
1
-2
/
+2
*
- Makefile: fix typo in LDFLAGS: obviously -L, not -I is required here
Siesh1oo
2014-03-10
1
-1
/
+1
*
- Makefile: export PATH=${DESTDIR}/bin:$(PATH) and (DY)LD_LIBRARY_PATH, to m...
Siesh1oo
2014-03-10
1
-2
/
+6
*
- frontends/vhdl2verilog/vhdl2verilog.cc, passes/abc/abc.cc: #include <climi...
Siesh1oo
2014-03-10
2
-0
/
+2
*
- Makefile, techlibs/common/Makefile.inc: call GNU sed instead of BSD sed on...
Siesh1oo
2014-03-10
2
-3
/
+5
*
- libs/ezsat/ezminisat.cc: use POSIX.2001 sigaction() instead on non-portabl...
Siesh1oo
2014-03-10
1
-4
/
+8
*
- Makefile, kernel/posix_compatibility.h/.cc: provide POSIX.2008 fake implem...
Siesh1oo
2014-03-10
4
-10
/
+211
*
- README: fix typo in sed-command for minisat-include fix.
Siesh1oo
2014-03-10
1
-1
/
+1
*
- frontends/vhdl2verilog/vhdl2verilog.cc: #include <cerrno> for errno; use P...
Siesh1oo
2014-03-10
1
-4
/
+11
*
- kernel/register.cc: need to #include <cerrno> or errno.h for errno.
Siesh1oo
2014-03-10
1
-0
/
+1
*
- kernel/driver.cc: need to #include <cerrno> or errno.h for errno.
Siesh1oo
2014-03-10
1
-0
/
+1
*
- kernel/log.h: add rusage()-based fallback for systems without clock_gettim...
Siesh1oo
2014-03-10
1
-0
/
+16
*
- libs/ezsat/ezsat.cc: need to #include <cmath> or math.h for math functions.
Siesh1oo
2014-03-10
1
-1
/
+2
*
- passes/abc/abc.cc: #include <cerrno> for errno; use POSIX getcwd() for por...
Siesh1oo
2014-03-10
1
-2
/
+6
*
- passes/techmap/dfflibmap.cc, passes/fsm/fsm_recode.cc, passes/cmds/select....
Siesh1oo
2014-03-10
3
-1
/
+4
*
Fixed a typo in RTLIL::Module::addReduce...
Clifford Wolf
2014-03-10
1
-5
/
+5
*
Improved verific command (added support for some operators)
Clifford Wolf
2014-03-10
1
-2
/
+160
*
Improvements in verific command
Clifford Wolf
2014-03-10
1
-59
/
+39
*
Added RTLIL::Module::add... helper methods
Clifford Wolf
2014-03-10
2
-0
/
+293
*
Added "verific" command
Clifford Wolf
2014-03-09
3
-2
/
+501
*
Fixed dumping of timing() { .. } block in libparse
Clifford Wolf
2014-03-09
1
-2
/
+3
*
Verbose reading of liberty and constr files in ABC pass
Clifford Wolf
2014-03-09
1
-2
/
+2
*
Fixed bug in freduce command
Clifford Wolf
2014-03-07
1
-0
/
+30
*
Some minor code cleanups in freduce command
Clifford Wolf
2014-03-07
1
-5
/
+5
*
Bugfix in ilang frontend autoidx recovery
Clifford Wolf
2014-03-07
1
-2
/
+2
*
Use log_abort() and log_assert() in BTOR backend
Clifford Wolf
2014-03-07
1
-18
/
+17
*
Added freduce -dump
Clifford Wolf
2014-03-06
1
-1
/
+24
*
Added freduce -stop
Clifford Wolf
2014-03-06
1
-3
/
+18
*
Fixed gcc compiler warning
Clifford Wolf
2014-03-06
1
-1
/
+2
*
Fixed undef handling in opt_reduce
Clifford Wolf
2014-03-06
1
-2
/
+2
*
Fixes for improved techmap of shifts with large B inputs
Clifford Wolf
2014-03-06
1
-8
/
+8
*
Fixed use of frozen literals in SatGen
Clifford Wolf
2014-03-06
1
-3
/
+2
*
Strictly zero-extend unsigned A-inputs of shift operations in techmap
Clifford Wolf
2014-03-06
1
-4
/
+4
*
Added techmap -max_iter option
Clifford Wolf
2014-03-06
1
-0
/
+10
*
Improved techmap of shift with wide B inputs
Clifford Wolf
2014-03-06
1
-13
/
+37
*
Strictly zero-extend unsigned A-inputs of shift operations
Clifford Wolf
2014-03-06
2
-3
/
+3
*
Switched to EZMINISAT_SIMPSOLVER as default SAT solver
Clifford Wolf
2014-03-05
1
-1
/
+1
*
Include id2ast pointers when dumping AST
Clifford Wolf
2014-03-05
1
-0
/
+6
*
Fixed merging of compatible wire decls in AST frontend
Clifford Wolf
2014-03-05
1
-1
/
+4
*
Bugfix in recursive AST simplification
Clifford Wolf
2014-03-05
1
-10
/
+22
*
fixed freduce for Minisat::SimpSolver: use frozen_literal()
Clifford Wolf
2014-03-03
1
-2
/
+2
*
ezSAT: Added frozen_literal() API
Clifford Wolf
2014-03-03
2
-0
/
+16
*
ezSAT: Fixed handling of eliminated Literals, added auto-freeze for expressions
Clifford Wolf
2014-03-03
2
-8
/
+23
*
Added ezSAT::eliminated API to help the SAT solver remember eliminated variables
Clifford Wolf
2014-03-01
4
-3
/
+17
*
ezSAT bugfix: don't call virtual methods in base class constructor
Clifford Wolf
2014-03-01
2
-2
/
+5
*
Removed ezSAT::assumed() API
Clifford Wolf
2014-03-01
3
-10
/
+0
*
Removed ezSAT built-in brute-froce solver
Clifford Wolf
2014-03-01
1
-102
/
+6
*
Fixed vhdl2verilog temp dir name
Clifford Wolf
2014-03-01
1
-1
/
+1
*
Fixed vhdl2verilog help message
Clifford Wolf
2014-03-01
1
-3
/
+2
*
Fixed const folding of $bu0 cells
Clifford Wolf
2014-02-27
2
-1
/
+2
[next]