| Commit message (Expand) | Author | Age | Files | Lines | ||
|---|---|---|---|---|---|---|
| ... | ||||||
| | * | | | Missing equiv_opt -assert | Eddie Hung | 2019-09-06 | 1 | -1/+1 | |
| | * | | | Make one check $shift(x)? only; change testcase to be 8b | Eddie Hung | 2019-09-06 | 2 | -4/+5 | |
| | * | | | Usee equiv_opt -assert | Eddie Hung | 2019-09-06 | 1 | -3/+3 | |
| | * | | | simple/peepopt.v tests to various/peepopt.ys with equiv_opt & select | Eddie Hung | 2019-09-05 | 2 | -21/+63 | |
| | * | | | Revert "abc9 followed by clean otherwise netlist could be invalid for sim" | Eddie Hung | 2019-09-05 | 1 | -1/+0 | |
| | * | | | Revert "parse_xaiger() to do "clean -purge"" | Eddie Hung | 2019-09-04 | 1 | -1/+1 | |
| | * | | | abc9 followed by clean otherwise netlist could be invalid for sim | Eddie Hung | 2019-09-04 | 1 | -0/+1 | |
| | * | | | Remove log_cell() calls | Eddie Hung | 2019-09-04 | 1 | -3/+0 | |
| | * | | | Add peepopt_dffmuxext | Eddie Hung | 2019-09-04 | 3 | -0/+60 | |
| | * | | | Add peepopt_dffmuxext tests | Eddie Hung | 2019-09-04 | 1 | -0/+8 | |
| * | | | | Merge pull request #1379 from mmicko/sim_models | Eddie Hung | 2019-09-18 | 2 | -7/+162 | |
| |\ \ \ \ | ||||||
| | * | | | | make note that it is for latch mode | Miodrag Milanovic | 2019-09-18 | 1 | -0/+1 | |
| | * | | | | better lut handling | Miodrag Milanovic | 2019-09-18 | 1 | -4/+14 | |
| | * | | | | better handling of lut and begin/end add | Miodrag Milanovic | 2019-09-18 | 1 | -4/+10 | |
| | * | | | | Added simulation models for Efinix and Anlogic | Miodrag Milanovic | 2019-09-15 | 2 | -3/+141 | |
| * | | | | | Add "write_aiger -L" | Clifford Wolf | 2019-09-18 | 1 | -5/+16 | |
| * | | | | | Fix stupid bug in btor back-end | Clifford Wolf | 2019-09-18 | 1 | -1/+1 | |
| * | | | | | Bump version | Clifford Wolf | 2019-09-16 | 1 | -1/+1 | |
| * | | | | | Merge pull request #1380 from YosysHQ/clifford/fix1372 | Clifford Wolf | 2019-09-16 | 1 | -2/+9 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | Fix handling of range selects on loop variables, fixes #1372 | Clifford Wolf | 2019-09-16 | 1 | -2/+9 | |
| |/ / / / / | ||||||
| * | | | | | Merge pull request #1374 from YosysHQ/eddie/fix1371 | Eddie Hung | 2019-09-15 | 2 | -5/+25 | |
| |\ \ \ \ \ | ||||||
| | * | | | | | Spacing | Eddie Hung | 2019-09-13 | 1 | -1/+1 | |
| | * | | | | | Explicitly order function arguments | Eddie Hung | 2019-09-13 | 1 | -4/+15 | |
| | * | | | | | Use template specialisation | Eddie Hung | 2019-09-13 | 1 | -2/+9 | |
| | * | | | | | Revert "SigSet<Cell*> to use stable compare class" | Eddie Hung | 2019-09-13 | 5 | -6/+6 | |
| | * | | | | | Grammar | Eddie Hung | 2019-09-12 | 1 | -1/+1 | |
| | * | | | | | static_assert to enforce this going forward | Eddie Hung | 2019-09-12 | 1 | -0/+2 | |
| | * | | | | | SigSet<Cell*> to use stable compare class | Eddie Hung | 2019-09-12 | 5 | -6/+6 | |
| * | | | | | | xilinx: Make blackbox library family-dependent. | Marcin Kościelnicki | 2019-09-15 | 7 | -1024/+19252 | |
| * | | | | | | Merge pull request #1377 from YosysHQ/clifford/fixzdigit | Clifford Wolf | 2019-09-15 | 2 | -5/+5 | |
| |\ \ \ \ \ \ | |_|/ / / / |/| | | | | | ||||||
| | * | | | | | Fix handling of z_digit "?" and fix optimization of cmp with "z" | Clifford Wolf | 2019-09-13 | 2 | -5/+5 | |
| |/ / / / / | ||||||
| * | | | | | Merge pull request #1373 from YosysHQ/clifford/fix1364 | Clifford Wolf | 2019-09-13 | 2 | -3/+3 | |
| |\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| | * | | | | Fix lexing of integer literals without radix | Clifford Wolf | 2019-09-13 | 1 | -1/+1 | |
| | * | | | | Fix lexing of integer literals, fixes #1364 | Clifford Wolf | 2019-09-12 | 2 | -3/+3 | |
| * | | | | | Merge pull request #1370 from YosysHQ/dave/equiv_opt_multiclock | David Shah | 2019-09-12 | 2 | -1/+23 | |
| |\ \ \ \ \ | |/ / / / |/| | | | | ||||||
| | * | | | | Add equiv_opt -multiclock | David Shah | 2019-09-11 | 2 | -1/+23 | |
| * | | | | | Add -match-init option to dff2dffs. | Marcin Kościelnicki | 2019-09-11 | 3 | -3/+77 | |
| |/ / / / | ||||||
| * | | | | Merge pull request #1362 from xobs/smtbmc-msvc2-build-fixes | David Shah | 2019-09-11 | 4 | -9/+10 | |
| |\ \ \ \ | ||||||
| | * | | | | tests: ice40: fix div_mod SB_LUT4 count | Sean Cross | 2019-09-10 | 1 | -1/+1 | |
| | * | | | | passes: opt_share: don't statically initialize mergeable_type_map | Sean Cross | 2019-09-09 | 1 | -3/+4 | |
| | * | | | | msys2: launcher: fix warnings and errors under g++ | Sean Cross | 2019-09-08 | 1 | -4/+4 | |
| | * | | | | backends: smt2: use $(CXX) variable for compiler | Sean Cross | 2019-09-08 | 1 | -1/+1 | |
| * | | | | | Bump version | Clifford Wolf | 2019-09-10 | 1 | -1/+1 | |
| * | | | | | Fix misspelling | Eddie Hung | 2019-09-09 | 1 | -1/+1 | |
| |/ / / / | ||||||
| * | | | | synth_xilinx: Support init values on Spartan 6 flip-flops properly. | Marcin Kościelnicki | 2019-09-07 | 5 | -53/+219 | |
| * | | | | techmap: Add support for extracting init values of ports | Marcin Kościelnicki | 2019-09-07 | 3 | -1/+169 | |
| * | | | | Merge branch 'master' of github.com:YosysHQ/yosys | Eddie Hung | 2019-09-06 | 28 | -215/+719 | |
| |\ \ \ \ | ||||||
| | * \ \ \ | Merge pull request #1312 from YosysHQ/xaig_arrival | Eddie Hung | 2019-09-05 | 25 | -196/+657 | |
| | |\ \ \ \ | ||||||
| | | * | | | | Resolve TODO with pin assignments for SRL* | Eddie Hung | 2019-09-04 | 1 | -4/+2 | |
| | | * | | | | Merge remote-tracking branch 'origin/master' into xaig_arrival | Eddie Hung | 2019-09-04 | 6 | -5/+63 | |
| | | |\ \ \ \ | ||||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |