aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
| * | | | | | | | Add commentEddie Hung2019-08-211-0/+4
| * | | | | | | | Add variable length support to xilinx_srlEddie Hung2019-08-213-18/+167
| * | | | | | | | Rename pattern to fixedEddie Hung2019-08-212-10/+10
| * | | | | | | | attribute -> attrEddie Hung2019-08-211-4/+4
| * | | | | | | | Use Cell::has_keep_attribute()Eddie Hung2019-08-211-4/+4
| * | | | | | | | abc9 to perform new 'map_ffs' before 'map_luts'Eddie Hung2019-08-211-3/+18
| * | | | | | | | xilinx_srl to support FDRE and FDRE_1Eddie Hung2019-08-212-10/+73
| * | | | | | | | Fix polarity of EN_POLEddie Hung2019-08-211-2/+2
| * | | | | | | | Add CLKPOL == 0Eddie Hung2019-08-211-0/+2
| * | | | | | | | Reject if not minlen from inside pattern matcherEddie Hung2019-08-212-8/+11
| * | | | | | | | Get wire via SigBitEddie Hung2019-08-211-4/+4
| * | | | | | | | Respect \keep on cells or wiresEddie Hung2019-08-211-2/+10
| * | | | | | | | Merge branch 'eddie/fix_mem2reg' into eddie/xilinx_srlEddie Hung2019-08-212-0/+17
| |\ \ \ \ \ \ \ \
| * | | | | | | | | Add init supportEddie Hung2019-08-212-3/+12
| * | | | | | | | | Fix spacingEddie Hung2019-08-211-2/+2
| * | | | | | | | | Initial progress on xilinx_srlEddie Hung2019-08-213-0/+213
* | | | | | | | | | Merge remote-tracking branch 'origin/master' into xaig_arrivalEddie Hung2019-08-2833-409/+1901
|\ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|_|_|_|/ | |/| | | | | | | |
| * | | | | | | | | Merge pull request #1334 from YosysHQ/clifford/async2synclatchEddie Hung2019-08-281-1/+36
| |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | Add $dlatch support to async2syncClifford Wolf2019-08-281-1/+36
| * | | | | | | | | | Add (* clkbuf_sink *) to SRLC16E, reorder ports to match vendorEddie Hung2019-08-281-3/+8
| | |_|_|_|_|_|_|_|/ | |/| | | | | | | |
| * | | | | | | | | Merge pull request #1332 from YosysHQ/dave/ecp5gsrDavid Shah2019-08-286-54/+212
| |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | ecp5: Add GSR supportDavid Shah2019-08-276-54/+212
| * | | | | | | | | | Merge pull request #1335 from YosysHQ/clifford/paramapClifford Wolf2019-08-281-68/+119
| |\ \ \ \ \ \ \ \ \ \ | | |_|/ / / / / / / / | |/| | | | | | | | |
| | * | | | | | | | | Fix typoClifford Wolf2019-08-281-2/+2
| | * | | | | | | | | Add "paramap" passClifford Wolf2019-08-281-67/+118
| |/ / / / / / / / /
| * | | | | | | | | Merge pull request #1325 from YosysHQ/eddie/sat_initClifford Wolf2019-08-282-2/+8
| |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | Ignore all 1'bx in (* init *)Eddie Hung2019-08-271-3/+1
| | * | | | | | | | | Revert to using cleanEddie Hung2019-08-271-1/+1
| | * | | | | | | | | Wire with init on FF part, 1'bx on non-FF partEddie Hung2019-08-241-1/+3
| | * | | | | | | | | Blocking assignmentEddie Hung2019-08-231-1/+1
| | * | | | | | | | | In sat: 'x' in init attr should not override constantEddie Hung2019-08-223-1/+7
| * | | | | | | | | | xilinx: Add SRLC16E primitive.Marcin Kościelnicki2019-08-271-1/+21
| * | | | | | | | | | Merge pull request #1292 from YosysHQ/mwk/xilinx_bufgmapEddie Hung2019-08-2716-223/+1075
| |\ \ \ \ \ \ \ \ \ \ | | |_|/ / / / / / / / | |/| | | | | | | | |
| | * | | | | | | | | improve clkbuf_inhibit propagation upwards through hierarchyMarcin Kościelnicki2019-08-272-6/+45
| | * | | | | | | | | Improve tests to check that clkbuf is connected to expectedEddie Hung2019-08-261-6/+21
| | * | | | | | | | | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-268-60/+405
| | |\ \ \ \ \ \ \ \ \ | | | | |_|_|_|_|_|_|/ | | | |/| | | | | | |
| | * | | | | | | | | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-231-1/+1
| | |\ \ \ \ \ \ \ \ \ | | | | |_|_|_|_|_|/ / | | | |/| | | | | | |
| | * | | | | | | | | Merge branch 'master' into mwk/xilinx_bufgmapEddie Hung2019-08-233-18/+36
| | |\ \ \ \ \ \ \ \ \
| | * | | | | | | | | | Check clkbuf_inhibit=1 is ignored for custom selectionEddie Hung2019-08-231-0/+1
| | * | | | | | | | | | clkbufmap to only check clkbuf_inhibit if no selection givenEddie Hung2019-08-231-5/+18
| | * | | | | | | | | | Add simple clkbufmap testsEddie Hung2019-08-231-0/+52
| | * | | | | | | | | | tests/techmap/run-test.sh to cope with *.ysEddie Hung2019-08-232-7/+18
| | * | | | | | | | | | Mention clkbuf_inhibit can be overriddenEddie Hung2019-08-231-7/+8
| | * | | | | | | | | | Review comment from @cliffordwolfEddie Hung2019-08-231-1/+2
| | * | | | | | | | | | Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-23146-1486/+4373
| | |\ \ \ \ \ \ \ \ \ \
| | * \ \ \ \ \ \ \ \ \ \ Merge remote-tracking branch 'origin/master' into mwk/xilinx_bufgmapEddie Hung2019-08-1657-3403/+3432
| | |\ \ \ \ \ \ \ \ \ \ \
| | * | | | | | | | | | | | README updatesMarcin Kościelnicki2019-08-131-0/+14
| | * | | | | | | | | | | | move attributes to wiresMarcin Kościelnicki2019-08-138-311/+546
| | * | | | | | | | | | | | minor review fixesMarcin Kościelnicki2019-08-132-3/+5
| | * | | | | | | | | | | | review fixesMarcin Kościelnicki2019-08-134-47/+34