| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | Merge pull request #2276 from YosysHQ/mwk/satgen-cc | clairexen | 2020-07-20 | 3 | -1166/+1190 |
| |\ | |||||
| | * | satgen: Move importCell out of the header. | Marcelina Kościelnicka | 2020-07-19 | 3 | -1166/+1190 |
| |/ | |||||
| * | Merge pull request #2275 from YosysHQ/mwk/sf2-clkint-fix | Miodrag Milanović | 2020-07-17 | 1 | -2/+6 |
| |\ | |||||
| | * | sf2: Emit CLKINT even if -clkbuf not passed | Marcelina Kościelnicka | 2020-07-17 | 1 | -2/+6 |
| |/ | |||||
| * | Merge pull request #2274 from YosysHQ/mwk/anlogic-ff-fix | Miodrag Milanović | 2020-07-17 | 1 | -12/+12 |
| |\ | |||||
| | * | anlogic: Fix FF mapping. | Marcelina Kościelnicka | 2020-07-17 | 1 | -12/+12 |
| * | | Merge pull request #2229 from Ravenslofty/sf2_remove_sf2_iobs | clairexen | 2020-07-16 | 4 | -214/+135 |
| |\ \ | |||||
| | * | | sf2: replace sf2_iobs with {clkbuf,iopad}map | Dan Ravensloft | 2020-07-09 | 4 | -214/+135 |
| * | | | Merge pull request #2273 from whitequark/write-verilog-always-star-initial | clairexen | 2020-07-16 | 1 | -0/+5 |
| |\ \ \ | |_|/ |/| | | |||||
| | * | | verilog_backend: in non-SV mode, add a trigger for `always @*`. | whitequark | 2020-07-16 | 1 | -0/+5 |
| * | | | Merge pull request #2272 from whitequark/write-verilog-sv | clairexen | 2020-07-16 | 2 | -11/+20 |
| |\| | | |||||
| | * | | verilog_backend: add `-sv` option, make `-o <filename>.sv` work. | whitequark | 2020-07-16 | 2 | -11/+20 |
| * | | | Merge pull request #2238 from YosysHQ/mwk/dfflegalize-anlogic | Miodrag Milanović | 2020-07-16 | 4 | -62/+49 |
| |\ \ \ | |||||
| | * | | | anlogic: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-14 | 4 | -62/+49 |
| * | | | | Merge pull request #2226 from YosysHQ/mwk/nuke-efinix-gbuf | Miodrag Milanović | 2020-07-16 | 5 | -122/+11 |
| |\ \ \ \ | |||||
| | * | | | | efinix: Nuke efinix_gbuf in favor of clkbufmap. | Marcelina Kościelnicka | 2020-07-04 | 5 | -122/+11 |
| * | | | | | Merge pull request #2270 from whitequark/cxxrtl-fix-typo | whitequark | 2020-07-16 | 1 | -1/+1 |
| |\ \ \ \ \ | |||||
| | * | | | | | cxxrtl: fix typo. NFC. | whitequark | 2020-07-14 | 1 | -1/+1 |
| | | |_|/ / | |/| | | | |||||
| * | | | | | Merge pull request #2269 from YosysHQ/claire/bisonwall | whitequark | 2020-07-15 | 2 | -64/+57 |
| |\ \ \ \ \ | |||||
| | * | | | | | Treat all bison warnings as errors in verilog front-end | Claire Wolf | 2020-07-15 | 1 | -1/+1 |
| | * | | | | | Use %precedence in verilog_parser.y | Claire Wolf | 2020-07-15 | 1 | -4/+4 |
| | * | | | | | Fix bison warnings for missing %empty | Claire Wolf | 2020-07-15 | 1 | -59/+52 |
| | * | | | | | Run bison with -Wall for verilog front-end | Claire Wolf | 2020-07-15 | 1 | -1/+1 |
| |/ / / / / | |||||
| * | | | | | Merge pull request #2257 from antmicro/fix-conflicts | clairexen | 2020-07-15 | 5 | -9/+59 |
| |\ \ \ \ \ | |||||
| | * | | | | | Add missing semicolons | Kamil Rakoczy | 2020-07-15 | 1 | -5/+5 |
| | * | | | | | Fix S/R conflicts | Kamil Rakoczy | 2020-07-10 | 1 | -1/+2 |
| | * | | | | | Fix R/R conflicts | Kamil Rakoczy | 2020-07-10 | 1 | -10/+1 |
| | * | | | | | Revert "Revert PRs #2203 and #2244." | Kamil Rakoczy | 2020-07-10 | 5 | -10/+68 |
| * | | | | | | opt_merge: Dedup one more use of FF cell type list. | Marcelina Kościelnicka | 2020-07-15 | 1 | -3/+1 |
| * | | | | | | achronix: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-14 | 1 | -1/+1 |
| | |/ / / / |/| | | | | |||||
| * | | | | | intel: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-13 | 8 | -178/+17 |
| * | | | | | Revert "intel_alm: direct M10K instantiation" | Lofty | 2020-07-13 | 8 | -128/+38 |
| * | | | | | Merge pull request #2263 from whitequark/cxxrtl-capi-eval-commit | whitequark | 2020-07-13 | 2 | -0/+20 |
| |\ \ \ \ \ | |||||
| | * | | | | | cxxrtl: expose eval() and commit() via the C API. | whitequark | 2020-07-12 | 2 | -0/+20 |
| |/ / / / / | |||||
| * | | | | | xilinx: Fix srl regression. | Marcelina Kościelnicka | 2020-07-12 | 2 | -2/+43 |
| * | | | | | proc_dlatch: Remove init values for combinatorial processes. | Marcelina Kościelnicka | 2020-07-12 | 1 | -0/+33 |
| * | | | | | dfflegalize: Gather init values from all wires. | Marcelina Kościelnicka | 2020-07-12 | 1 | -1/+1 |
| * | | | | | Merge pull request #2256 from YosysHQ/claire/fix2241 | clairexen | 2020-07-10 | 1 | -0/+2 |
| |\ \ \ \ \ | |/ / / / |/| | | | | |||||
| | * | | | | Add AST_EDGE support to AstNode::detect_latch(), fixes #2241 | Claire Wolf | 2020-07-10 | 1 | -0/+2 |
| |/ / / / | |||||
| * | | | | Merge pull request #2255 from whitequark/bison-Werror-conflicts | whitequark | 2020-07-09 | 6 | -69/+11 |
| |\ \ \ \ | |||||
| | * | | | | verilog_parser: turn S/R and R/R conflicts into hard errors. | whitequark | 2020-07-09 | 1 | -1/+1 |
| | * | | | | Revert PRs #2203 and #2244. | whitequark | 2020-07-09 | 5 | -68/+10 |
| * | | | | | Merge pull request #2254 from whitequark/cxxrtl-extern-c | whitequark | 2020-07-09 | 1 | -0/+1 |
| |\ \ \ \ \ | |||||
| | * | | | | | cxxrtl: add missing extern "C". | whitequark | 2020-07-09 | 1 | -0/+1 |
| | |/ / / / | |||||
| * / / / / | sf2: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-09 | 2 | -44/+13 |
| |/ / / / | |||||
| * | | | | xilinx: Use dfflegalize. | Marcelina Kościelnicka | 2020-07-09 | 6 | -484/+131 |
| * | | | | dfflibmap: Refactor to use dfflegalize internally. | Marcelina Kościelnicka | 2020-07-09 | 5 | -212/+214 |
| * | | | | Fix issue #2251 (#2252) | Lucas Castro | 2020-07-09 | 1 | -1/+1 |
| * | | | | clkbufmap: improve input pad handling. | Marcelina Kościelnicka | 2020-07-09 | 2 | -17/+118 |
| * | | | | Merge pull request #2244 from antmicro/logic | clairexen | 2020-07-09 | 4 | -7/+31 |
| |\ \ \ \ | |||||
 |
index : iCE40/yosys | |
| [no description] |
| aboutsummaryrefslogtreecommitdiffstats |