| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| ... | |
| * | | Added support for dlatchsr cells | Clifford Wolf | 2014-03-31 | 5 | -1/+207 |
| * | | Fixed mapping of Verific WIDE_DFFRS operator | Clifford Wolf | 2014-03-20 | 1 | -2/+2 |
| * | | Fixed mapping of Verific FADD primitive with unconnected outputs | Clifford Wolf | 2014-03-20 | 1 | -4/+5 |
| * | | Fixed performance problem in opt_mux with nets driven by many conflicting dri... | Clifford Wolf | 2014-03-19 | 1 | -1/+6 |
| * | | Progress in Verific bindings | Clifford Wolf | 2014-03-17 | 1 | -8/+51 |
| * | | Fixed typo in RTLIL::Module::addAdff() | Clifford Wolf | 2014-03-17 | 1 | -1/+1 |
| * | | Progress in Verific bindings | Clifford Wolf | 2014-03-17 | 1 | -5/+50 |
| * | | Progress in Verific bindings | Clifford Wolf | 2014-03-17 | 4 | -2/+15 |
| * | | Added support for memories to verific bindings | Clifford Wolf | 2014-03-16 | 2 | -1/+86 |
| * | | Use Verific Net::{IsGnd,IsPwr} API in Verific bindings | Clifford Wolf | 2014-03-16 | 1 | -27/+11 |
| * | | Fixed typo in RTLIL::Module::{addSshl,addSshr} | Clifford Wolf | 2014-03-15 | 1 | -2/+2 |
| * | | Progress in Verific bindings | Clifford Wolf | 2014-03-15 | 1 | -39/+16 |
| * | | Progress in Verific bindings | Clifford Wolf | 2014-03-15 | 1 | -7/+15 |
| * | | Progress in Verific bindings | Clifford Wolf | 2014-03-15 | 1 | -31/+31 |
| * | | Added RTLIL::Module::add{Dff,Dffsr,Adff,Dlatch}Gate() API | Clifford Wolf | 2014-03-15 | 2 | -1/+61 |
| * | | Progress in Verific bindings | Clifford Wolf | 2014-03-14 | 1 | -13/+38 |
| * | | Added log_dump() support for generic pointers | Clifford Wolf | 2014-03-14 | 1 | -0/+3 |
| * | | Progress in Verific bindings | Clifford Wolf | 2014-03-14 | 3 | -228/+348 |
| * | | Added RTLIL::Module::Add{Inv,And,Or,Xor,Mux}Gate API | Clifford Wolf | 2014-03-14 | 2 | -0/+48 |
| * | | Progress in Verific bindings | Clifford Wolf | 2014-03-13 | 1 | -10/+65 |
| * | | Copy Verific vdbs files to Yosys "share" data directory | Clifford Wolf | 2014-03-13 | 3 | -9/+24 |
| * | | Small improvement in SAT log messages | Clifford Wolf | 2014-03-13 | 1 | -3/+3 |
| * | | Added test_navre.ys for verific frontend | Clifford Wolf | 2014-03-13 | 1 | -0/+17 |
| * | | Hotfix for kernel/compatibility.h | Clifford Wolf | 2014-03-13 | 1 | -1/+2 |
| * | | Merge branch 'master' of https://github.com/Siesh1oo/yosys | Clifford Wolf | 2014-03-13 | 0 | -0/+0 |
| |\ \ |
|
| | * | | - Makefile, kernel/posix_compatibility.h/.cc: replay isolated OSX/POSIX.2008... | Siesh1oo | 2014-03-13 | 3 | -9/+194 |
| | * | | Merge branch 'master' of https://github.com/Siesh1oo/yosys | Siesh1oo | 2014-03-13 | 2 | -24/+7 |
| | |\ \ |
|
| | | * | | - kernel/register.h, kernel/driver.cc: refactor rewrite_yosys_exe()/get_shar... | Siesh1oo | 2014-03-12 | 6 | -39/+44 |
| | | * | | - Makefile: don't export DYLD_LIBRARY_PATH/LD_LIBRARY_PATH: not needed if we... | Siesh1oo | 2014-03-12 | 1 | -2/+0 |
| | | * | | - .gitignore: ignore qmake/OSX package libs/svgviewer/svgviewer.app | Siesh1oo | 2014-03-12 | 1 | -0/+1 |
| | | * | | - Makefile: follow changes in https://github.com/cliffordwolf/yosys | Siesh1oo | 2014-03-12 | 1 | -16/+3 |
| | | * | | - libs/minisat/Solver.cc: insert spaces between string and PRIu64 literal, o... | Siesh1oo | 2014-03-12 | 1 | -5/+5 |
| | | * | | - libs/minisat/System.cc: fix definition/declaration mismatch for Minisat::m... | Siesh1oo | 2014-03-12 | 1 | -3/+3 |
| | | * | | Merge branch 'master' of https://github.com/Siesh1oo/yosys | Siesh1oo | 2014-03-12 | 4 | -6/+190 |
| | | |\ \ |
|
| | | | * | | - Makefile: don't add '-g' after '-ggdb' to CXXFLAGS | Siesh1oo | 2014-03-11 | 1 | -2/+2 |
| | | | * | | Rebase to cliffordwolf repo HEAD finished. | Siesh1oo | 2014-03-11 | 4 | -6/+190 |
| | | | |\ \ |
|
| | | | | * | | - passes/techmap/Makefile.inc: POSIX 'od' has no '-w' option. Use '-An' inst... | Siesh1oo | 2014-03-11 | 1 | -4/+6 |
| | | | | * | | - Makefile: include $(PWD) in PATH, since 'make test' can happen before 'mak... | Siesh1oo | 2014-03-10 | 1 | -1/+1 |
| | | | | * | | - libs/ezsat/ezminisat.cc: use sigemptyset() to clear sig_action.sa_mask; us... | Siesh1oo | 2014-03-10 | 1 | -2/+2 |
| | | | | * | | - Makefile: fix typo in LDFLAGS: obviously -L, not -I is required here | Siesh1oo | 2014-03-10 | 1 | -1/+1 |
| | | | | * | | - Makefile: export PATH=${DESTDIR}/bin:$(PATH) and (DY)LD_LIBRARY_PATH, to m... | Siesh1oo | 2014-03-10 | 1 | -2/+6 |
| | | | | * | | - frontends/vhdl2verilog/vhdl2verilog.cc, passes/abc/abc.cc: #include <climi... | Siesh1oo | 2014-03-10 | 2 | -0/+2 |
| | | | | * | | - Makefile, techlibs/common/Makefile.inc: call GNU sed instead of BSD sed on... | Siesh1oo | 2014-03-10 | 2 | -3/+5 |
| | | | | * | | - libs/ezsat/ezminisat.cc: use POSIX.2001 sigaction() instead on non-portabl... | Siesh1oo | 2014-03-10 | 1 | -4/+8 |
| | | | | * | | - Makefile, kernel/posix_compatibility.h/.cc: provide POSIX.2008 fake implem... | Siesh1oo | 2014-03-10 | 4 | -10/+211 |
| | | | | * | | - README: fix typo in sed-command for minisat-include fix. | Siesh1oo | 2014-03-10 | 1 | -1/+1 |
| | | | | * | | - frontends/vhdl2verilog/vhdl2verilog.cc: #include <cerrno> for errno; use P... | Siesh1oo | 2014-03-10 | 1 | -4/+11 |
| | | | | * | | - kernel/register.cc: need to #include <cerrno> or errno.h for errno. | Siesh1oo | 2014-03-10 | 1 | -0/+1 |
| | | | | * | | - kernel/driver.cc: need to #include <cerrno> or errno.h for errno. | Siesh1oo | 2014-03-10 | 1 | -0/+1 |
| | | | | * | | - kernel/log.h: add rusage()-based fallback for systems without clock_gettim... | Siesh1oo | 2014-03-10 | 1 | -0/+16 |
