aboutsummaryrefslogtreecommitdiffstats
Commit message (Expand)AuthorAgeFilesLines
...
* | | opt_share: Fix X and CO signal width for shifted $alu in opt_share.Marcelina Kościelnicka2021-01-142-2/+22
* | | Bump versionYosys Bot2021-01-141-1/+1
* | | Merge pull request #2537 from pepijndevos/spiceClaire Xen2021-01-131-7/+15
|\ \ \ | |/ / |/| |
| * | add buffer option to spice backendPepijn de Vos2021-01-131-7/+15
|/ /
* | Bump versionYosys Bot2021-01-051-1/+1
* | Merge pull request #2522 from tomverbeure/simlib_typos2whitequark2021-01-041-5/+5
|\ \
| * | Fix some trivial typos.Tom Verbeure2021-01-031-5/+5
|/ /
* | Bump versionYosys Bot2021-01-021-1/+1
* | Merge pull request #2480 from YosysHQ/dave/nexus-lramwhitequark2021-01-015-1/+227
|\ \
| * | nexus: Add LRAM inferenceDavid Shah2020-12-075-1/+227
* | | Merge pull request #2512 from umarcor/plugin-errwhitequark2021-01-011-1/+5
|\ \ \
| * | | plugin: enhance no-plugin errorumarcor2020-12-291-1/+5
* | | | Merge pull request #2515 from umarcor/fix/ghdlwhitequark2021-01-011-2/+2
|\ \ \ \
| * | | | makefile: fix GHDL vars, replace GHDL_DIR with GHDL_PREFIXumarcor2020-12-301-2/+2
* | | | | Merge pull request #2518 from zachjs/recursionwhitequark2021-01-014-8/+99
|\ \ \ \ \
| * | | | | verilog: improved support for recursive functionsZachary Snow2020-12-314-8/+99
| |/ / / /
* | | | | Merge pull request #2517 from zachjs/sv-tf-implied-directionwhitequark2021-01-013-0/+39
|\ \ \ \ \ | |/ / / / |/| | | |
| * | | | sv: complete support for implied task/function port directionsZachary Snow2020-12-313-0/+39
|/ / / /
* / / / Bump versionYosys Bot2020-12-301-1/+1
|/ / /
* | | Merge pull request #2509 from zachjs/issue-2427whitequark2020-12-294-1/+56
|\ \ \
| * | | Fix elaboration of whole memory words used as indicesZachary Snow2020-12-264-1/+56
* | | | Merge pull request #2514 from umarcor/feat/ghdlwhitequark2020-12-291-0/+9
|\ \ \ \
| * | | | makefile: add support for built-in ghdl-yosys-pluginumarcor2020-12-281-0/+9
* | | | | Bump versionYosys Bot2020-12-291-1/+1
|/ / / /
* | | | Merge pull request #2511 from umarcor/feat/msys2-32whitequark2020-12-281-5/+7
|\ \ \ \
| * | | | makefile: rename msys2 to msys2-32, config PREFIXumarcor2020-12-281-5/+7
* | | | | Merge pull request #2507 from umarcor/fix/msys2whitequark2020-12-281-2/+3
|\| | | |
| * | | | kernel/yosys.h: undef CONST on WIN32umarcor2020-12-281-2/+3
|/ / / /
* | | | Bump versionYosys Bot2020-12-281-1/+1
* | | | Merge pull request #2510 from YosysHQ/whitequark/CODEOWNERS-verilog-astClaire Xen2020-12-271-0/+3
|\ \ \ \ | |/ / / |/| | |
| * | | CODEOWNERS: add @zachjs as Verilog/AST frontend ownerwhitequark2020-12-271-0/+3
|/ / /
* | | Bump versionYosys Bot2020-12-271-1/+1
* | | Merge pull request #2506 from zachjs/const-arg-redeclareMiodrag Milanović2020-12-262-5/+26
|\ \ \
| * | | Fix constants bound to redeclared function argsZachary Snow2020-12-262-5/+26
|/ / /
* | | Bump versionYosys Bot2020-12-241-1/+1
* | | Merge pull request #2502 from ldoolitt/masterwhitequark2020-12-231-2/+2
|\ \ \
| * | | passes/pmgen/pmgen.py: trivial change to remove C++ compiler warningsLarry Doolittle2020-12-231-2/+2
* | | | Merge pull request #2501 from zachjs/genrtlil-tern-signwhitequark2020-12-232-4/+10
|\ \ \ \
| * | | | genrtlil: fix mux2rtlil generated wire signednessZachary Snow2020-12-222-4/+10
* | | | | Merge pull request #2476 from zachjs/const-arg-widthwhitequark2020-12-232-0/+18
|\ \ \ \ \ | |_|/ / / |/| | | |
| * | | | Fix constants bound to single bit arguments (fixes #2383)Zachary Snow2020-12-222-0/+18
* | | | | Bump versionYosys Bot2020-12-231-1/+1
| |/ / / |/| | |
* | | | Merge pull request #2499 from whitequark/cxxrtl-fixeswhitequark2020-12-221-9/+10
|\ \ \ \
| * | | | cxxrtl: don't crash generating debug information for unused wires.whitequark2020-12-221-9/+10
|/ / / /
* | | | Merge pull request #2498 from StefanBruens/Fix_opt_lutwhitequark2020-12-221-2/+4
|\ \ \ \
| * | | | Fix use-after-free in LUT opt passStefanBruens2020-12-221-2/+4
* | | | | Merge pull request #2497 from whitequark/cxxrtl-reflowwhitequark2020-12-222-446/+608
|\ \ \ \ \ | |/ / / / |/| | | |
| * | | | cxxrtl: split processes into sync and case nodes.whitequark2020-12-221-11/+26
| * | | | kernel: undef Tcl macros interfering with cxxrtl.whitequark2020-12-221-0/+2
| * | | | cxxrtl: completely rewrite netlist layout code.whitequark2020-12-221-406/+569